CMOS output stage for providing stable quiescent current

Details CMOS output stage for providing stable quiescent current CMOS output stage for providing stable quiescent current

1998-04-14

2000-05-09

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Utilizing three or more electrode solid-state device

327543, 327562, 330264, 330267, H03K 17687

Patent

active

060609400

ABSTRACT:
A CMOS output stage for providing stable quiescent current. The output stage includes a circuit that relates the quiescent current to the channel geometry of a power NMOS transistor and of an NMOS reference transistor of a reference current source. This configuration removes the dependency of the quiescent current on a power PMOS transistor used in the CMOS output stage, the threshold voltage of which may drift over time under high current and voltage operation, and adversely affects quiescent current stability.

REFERENCES:
patent: 4570128 (1986-02-01), Monticelli
patent: 4868518 (1989-09-01), Blanken et al.
patent: 5148120 (1992-09-01), Kano et al.
patent: 5475339 (1995-12-01), Maida
patent: 5491437 (1996-02-01), Rincon et al.
patent: 5521553 (1996-05-01), Butler
patent: 5670910 (1997-09-01), Kato
patent: 5786731 (1998-07-01), Bales
patent: 5818295 (1998-10-01), Chimura et al.
patent: 5856749 (1999-01-01), Wu
patent: 5909146 (1999-06-01), Okada

Affiliated with

Also associated with

Rating

CMOS output stage for providing stable quiescent current does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS output stage for providing stable quiescent current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS output stage for providing stable quiescent current will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1068837