CMOS output buffer with CMOS-controlled lateral SCR devices

Details CMOS output buffer with CMOS-controlled lateral SCR devices CMOS output buffer with CMOS-controlled lateral SCR devices

1996-10-23

1999-12-28

Wambach, Margaret R.

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Utilizing three or more electrode solid-state device

327108, 327109, 327330, H03K 17687

Patent

active

06008684&

ABSTRACT:
An MOS-controlled, lateral SCR device including a semiconductor substrate of a first doping type; a first well region formed in the substrate and being of a second doping type which is different from the first doping type; a second well region formed in the substrate, being of the second doping type, and being spaced apart from the first well region so as to define an intermediate region separating the first and second well regions from each other; a first region formed within the first well region and extending into the intermediate region between the first and second well regions, the first region being of the second doping type; a second region formed within the second well region and extending into the intermediate region between the first and second well regions, the second region being of the second doping type; and a control gate bridging over the intermediate region between the first and second regions.

REFERENCES:
patent: 4551643 (1985-11-01), Russell et al.
patent: 4638187 (1987-01-01), Boler et al.
patent: 4825101 (1989-04-01), Walters, Jr.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5255146 (1993-10-01), Miller
patent: 5367205 (1994-11-01), Powell
patent: 5391939 (1995-02-01), Nonaka
patent: 5430595 (1995-07-01), Wagner et al.
patent: 5440162 (1995-08-01), Worley et al.
patent: 5444397 (1995-08-01), Wong et al.
Worley, et al., "Sub-Micron Chip ESD Protection Schemes which Avoid Avalanching Junctions," EOS/ESD Symposium, 95-13-95-20, (1995).
Merrill, et al, "ESD Design Methodology," EOS/ESD Symposium, 93-233-93-237, (1993).
Chatterjee, et al, "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads," IEEE Electron Device Letters, vol. 12:21-22 (Jan. 1991).
Ker, et al., "Area-Efficient CMOS Output Buffer with Enhanced High ESD Reliability for Deep Submicron CMOS ASIC," IEEE, 123-126 (Jan. 1995).
Ker, et al., ESD Protection for Deep-Submicron CMOS Technology Using Gate-Couple CMOS-Trigger Lateral Structure, IEEE, 21.2.1-21.2.4 (1995).

Affiliated with

Also associated with

Rating

CMOS output buffer with CMOS-controlled lateral SCR devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS output buffer with CMOS-controlled lateral SCR devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS output buffer with CMOS-controlled lateral SCR devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2385024