CMOS multiplexor

Details CMOS multiplexor CMOS multiplexor

1994-02-01

1995-12-05

Mai, Tan V.

Boots, shoes, and leggings

3647505, G06F 700

Patent

active

054735548

ABSTRACT:
A multiplexor has two data inputs and three control inputs. The multiplexor is realized using two stages of three-state inverters coupled by a logic gate so as to provide a compact layout and high speed drive capability.

REFERENCES:
patent: 3700874 (1972-10-01), Heightley
patent: 4490805 (1984-12-01), Tamura
patent: 4597053 (1986-06-01), Chamberlin
patent: 4755962 (1988-07-01), Mor
patent: 4761753 (1988-08-01), Izumisawa
patent: 4811267 (1989-03-01), Ando et al.
patent: 4817047 (1989-03-01), Nishitani et al.
patent: 4928259 (1990-05-01), Galbi et al.
patent: 4941119 (1990-07-01), Moline
patent: 4942547 (1990-07-01), Joyce et al.
patent: 5040139 (1991-08-01), Tran
Ferro, et al. "The Architecture and Programming of the WE.RTM. DSP16 Digital Signal Processor", Electro/87 and mini/Micro Northeast Conference Record, Los Angeles, US; vol. 12, 1987; 27/4, pp. 1-7.
Ware, et al. "64 Bit Monolithic Floating Point Processors", IEEE Journal of Solid-State Circuits, vol. SC-17 (1982), Oct., No. 5, New York, USA; pp. 898-906.

Affiliated with

Also associated with

Rating

CMOS multiplexor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS multiplexor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS multiplexor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1378800