CMOS low-noise MR read head pre-amplifier circuit

Details CMOS low-noise MR read head pre-amplifier circuit CMOS low-noise MR read head pre-amplifier circuit

2005-03-22

2005-03-22

Sniezek, Andrew L. (Department: 2651)

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Head amplifier circuit

C360S065000, C360S068000, C330S250000, C330S253000, C330S254000, C330S260000

Reexamination Certificate

active

06870696

ABSTRACT:
A preamplifier system is provided for use with a magneto-resistive (MR) sensor. Included is an alternating current (AC) coupling module connected to the MR sensor for blocking a direct current (DC) voltage associated with an input signal, and filtering low frequency noise associated with the input signal. Also provided is a gain stage module coupled to the AC coupling module. The gain stage module includes a plurality of cascode field effect transistors (FETs) configured for amplifying the input signal, while reducing intrinsic noise and increasing operational bandwidth. Coupled to the gain stage module is a control circuit for feeding back an output of the gain stage module for bias regulation and disturbance rejection.

REFERENCES:
patent: 4635142 (1987-01-01), Haugland
patent: 5122915 (1992-06-01), Klein et al.
patent: 5270882 (1993-12-01), Jove et al.
patent: 5323278 (1994-06-01), Contreras et al.
patent: 5831784 (1998-11-01), Barnett et al.
patent: 5841318 (1998-11-01), Cram
patent: 6054901 (2000-04-01), Nainar et al.
patent: 6057972 (2000-05-01), Castellucci
patent: 6066987 (2000-05-01), Lorenz
patent: 6084469 (2000-07-01), Lorenz
patent: 6134060 (2000-10-01), Ryat
patent: 6219195 (2001-04-01), Jusuf et al.
patent: 6396346 (2002-05-01), Ranmuthu et al.
“Low-Noise High-Bandwidth Voltage-Biasing MR-Element Preamplifier with Short Circuit Protection”, Nov. 1, 1993, IBM Technical Disclosure Bulletin, vol. No. 36, Issue No. 11, pp. 113-114.*
“Low Voltage Preamp Front End Stage for Magneto-Resistive Heads”, Mar. 1, 1993, IBM Technical Disclosure Bulletin, vol. No. 36, Issue No. 3, pp. 393-396.*
“DC MR Preamplifier with Short Circuit Protection”, Nov. 1, 1993, IBM Technical Disclosure Bulletin, vol. No. 36, Issue No. 11, pp. 585-586.*
Klein et al, “A 0.8nV/√Hz CMOS Preamplifier for IC-Magneto-Resistive Read Elements”, Dec. 1994, IEEE Journal of Solid-State Circuits, vol. 29, No. 12, pp. 1589-1595.*
Säckinger, Eduard et al.; A High-Swing, High-Impedance MOS Cascode Circuit; IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990.
Lam, Steve et al; A 55 Mb/s GMR Read/Write Amplifier using 0.5μm 5V CMOS Process, 2000 IEEE International, Feb. 7-9, 2000.
Gray, Paul R. et al; Analysis and Design of Analog Integrated Circuits third Edition, John Wiley & Sons, Inc.

Affiliated with

Also associated with

Rating

CMOS low-noise MR read head pre-amplifier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS low-noise MR read head pre-amplifier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS low-noise MR read head pre-amplifier circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3437713