CMOS limited-voltage-swing clock driver for reduced power drivin

Details CMOS limited-voltage-swing clock driver for reduced power drivin CMOS limited-voltage-swing clock driver for reduced power drivin

1996-04-22

1998-06-02

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

327108, 327379, 326 83, H03F 326, H03K 1716, H03K 19003

Patent

active

057606200

ABSTRACT:
A buffer or driver circuit drives a high-capacitance clock signal line inside an integrated circuit (IC). Power is reduced by limiting the voltage swing of the clock output. The clock voltage swing is limited to within a transistor threshold-voltage of power and ground by feeding the output voltage back to the gates of the driver transistors which drive the output clock signal line. Thus the output clock swings from Vtn to Vcc-.vertline.Vtp.vertline. rather than from ground to Vcc. The limited output swing reduces dynamic power which is more critical than static power in downstream logic receiving the clock for higher-speed clocks. Crowbar current from power to ground through the driver transistors is eliminated by turning off the active driver transistor before the complementary driver is turned on. The gates of the driver transistors are charged and discharged from the clock line capacitance rather than from power and ground. This sequencing is accomplished by a delay in switching feedback transistors after the gate of the active driver transistor is tied to power or ground by a tie-off transistor. Bleeder transistors may be added to the clock output to reduce static power if the clock may be stopped or slowed down.

REFERENCES:
patent: 4730275 (1988-03-01), Baskett
patent: 4894564 (1990-01-01), Sakashita et al.
patent: 4963766 (1990-10-01), Lundberg
patent: 5051625 (1991-09-01), Ikeda et al.
patent: 5134316 (1992-07-01), Ta
patent: 5231311 (1993-07-01), Ferry et al.
patent: 5313118 (1994-05-01), Lundberg
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5369316 (1994-11-01), Chen et al.
patent: 5389834 (1995-02-01), Kinugasa et al.
patent: 5391939 (1995-02-01), Nonaka
patent: 5416371 (1995-05-01), Katayama et al.
patent: 5437269 (1995-08-01), Dickinson
patent: 5438278 (1995-08-01), Wong et al.
patent: 5453705 (1995-09-01), Atallah et al.
patent: 5463331 (1995-10-01), Kuo
patent: 5469120 (1995-11-01), Nguyen et al.
patent: 5587678 (1996-12-01), Dijkmans

Affiliated with

Also associated with

Rating

CMOS limited-voltage-swing clock driver for reduced power drivin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS limited-voltage-swing clock driver for reduced power drivin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS limited-voltage-swing clock driver for reduced power drivin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1464633