CMOS level detctor circuit

Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307354, 307363, 307303, H03K 5153

Patent

active

050139355

ABSTRACT:
A circuit for providing a plurality of output functions at respective outputs by detecting the presence of an unusual voltage applied at its input thereof, comprising input circuit coupled to the input for transferring the input signal to a first output when the input signal is within a predetermined voltage range. A detection circuit coupled to the input for providing a detection signal at an output thereof when the input signal level exceeds a predetermined level in a predetermined sense. A buffer stage coupled between the output of the detection circuit and a second output, responsive to the detection signal, for providing a first binary logic state of the second output.

REFERENCES:
patent: 3829713 (1974-08-01), Canning
patent: 4709172 (1987-11-01), Williams

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS level detctor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS level detctor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS level detctor circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-941327

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.