CMOS interconnection circuit

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307306, 307446, 307462, 307475, 307476, 307541, 333995, 505865, 505866, H03K 1704, H03K 19017

Patent

active

049805800

ABSTRACT:
A low-voltage CMOS interconnection circuit utilizing high-Tc superconducting tunnel junctions and interconnects for a very high speed interchip communication at low temperatures (4-77K). An improved driver produces very small current transients and has good immunity to noise from input voltage fluctuations, cross talk and simultaneous switching of drivers. An improved receiver includes a common gate CMOS receiver having a biasing stage and at least one amplifier stage and has the advantage of a large amplification and is self biasing.

REFERENCES:
patent: 3914702 (1975-10-01), Gehweiler
patent: 3953749 (1976-04-01), Baechtold et al.
patent: 4414480 (1983-11-01), Zaslo
patent: 4430582 (1984-02-01), Bose et al.
patent: 4459495 (1984-07-01), Gheewala
patent: 4518868 (1985-05-01), Harada et al.
patent: 4609836 (1986-09-01), Koike
patent: 4638185 (1987-01-01), Kobayashi et al.
patent: 4638187 (1987-01-01), Boler et al.
patent: 4710649 (1987-12-01), Lewis
patent: 4719369 (1988-01-01), Asano et al.
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4760292 (1988-07-01), Bach
patent: 4791321 (1988-12-01), Tanaka et al.
patent: 4837536 (1989-06-01), Honjo
Faris, "Superconducting Sequential Sampler", IBM T.D.B., vol. 26, No. 4, Sep. 1983, pp. 2186-2187.
Halasz et al., "Design and Experimental Technology for 0.1 um Gate Length Low Temperature Operation FET's", IEEE Electron Device Letters, vol. EDL-8, No. 10, Oct. 1987, pp. 463-466.
Raver, "Open-Loop Gain Limitations for Push-Pull Off-Chip Drivers", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 145-150.
Shiota et al., "An Observance of Quasi-Particle Tunneling Characteristics in All Y--Ba--Cu--O Film Tunnel Junction", Int. Superconductivity Conf. at Nagoya, Japan, Aug. 1988.
Sun et al., "Submicrometer-Channel CMOS for Low Temperature Operation", IEEE Transactions on Electron Devices, vol. ED-34, No. 1, Jan. 1987, pp. 19-27.
Ghoshal et al., "Skin Effects in Narrow Copper Microstrip at 77K", IEEE Trans. Microwave Theory Tech., vol. MTT-36, No. 12, Dec. 1988, pp. 1788-1795.
Kwon et al., "Superconductors as Very High-Speed System-Level Interconnects", IEEE Electron Device Letters, vol. EDL-8, No. 12, Dec. 1987, pp. 582-585.
Knight et al., "A Self-Terminating Low-Voltage Swing CMOS Output Driver", IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1987, pp. 457-464.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS interconnection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS interconnection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS interconnection circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1164913

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.