CMOS input circuit with improved supply voltage rejection

Details CMOS input circuit with improved supply voltage rejection CMOS input circuit with improved supply voltage rejection

1994-11-28

1995-11-14

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

326 62, 326 68, 326 71, H03L 500, H03K 190175

Patent

active

054670446

ABSTRACT:
A CMOS input circuit that has a first inverter stage for comparing non rail-to-rail digital input voltages to a threshold voltage, and producing inverted CMOS output voltages is disclosed. The inverted output voltages are approximately equal to a low CMOS supply voltage plus an offset voltage and a high CMOS supply voltage. The inverter includes PMOS and NMOS transistors that are connected to receive a common input voltage at their gates and to have a common drain current. The PMOS' source is connected to the high supply voltage, and the NMOS' source is connected through a voltage drop circuit element to the low supply voltage. The inverted output voltage is produced at the connection of the PMOS and NMOS transistors' drains. The NMOS and PMOS transistors have gate width and length parameters W.sub.N, L.sub.N and W.sub.P, L.sub.P, respectively. The ratio ##EQU1## is selected so that the threshold voltage is set between the maximum low and minimum high input signals for a desired range of high supply voltages. A second logic gate responds to the offset low and high inverted output voltage signals and produces CMOS compatible voltages.

REFERENCES:
patent: 4475050 (1984-10-01), Noufer
patent: 4713600 (1987-12-01), Tsugaru et al.
patent: 4786830 (1988-11-01), Foss
patent: 4845381 (1989-07-01), Cuevas
patent: 5079439 (1992-01-01), Wanlass
patent: 5304867 (1994-04-01), Morris
Hodges and Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, Inc., 1983, pp. 97-101.

Affiliated with

Also associated with

Rating

CMOS input circuit with improved supply voltage rejection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS input circuit with improved supply voltage rejection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS input circuit with improved supply voltage rejection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1223739