CMOS input buffer with NMOS gate coupled to Vss through undoped

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 56, 437 47, 148DIG136, H01L 218238

Patent

active

057168601

ABSTRACT:
An input buffer for a CMOS integrated circuit comprises parallel pairs of complementary PMOS pull-up and NMOS pull-down transistors. For each NMOS transistor, a polysilicon NMOS gate lead structure includes three sections: a heavily doped gate section, an undoped resistor section, and a heavily doped contact section. The heavily doped contact section is contacted by a metal delivering a logic low voltage (V.sub.SS) so that the NMOS gate is resistively coupled to V.sub.SS. This resistance cooperates with the gate to drain resistance to define a voltage divider between V.sub.SS and V.sub.IN. This voltage divider leaves the gate at a small positive voltage during an electrostatic discharge event. This ensures that all NMOS transistors of a buffer become current bearing before any of them enters second breakdown. This arrangement maximizes input-buffer protection from electrostatic discharge events. The novel NMOS arrangement is readily compatible with CMOS fabrication techniques.

REFERENCES:
patent: 5126279 (1992-06-01), Roberts
patent: 5182621 (1993-01-01), Hinooka
patent: 5196233 (1993-03-01), Chan et al.
patent: 5457062 (1995-10-01), Keller et al.
patent: 5534448 (1996-07-01), Baldi
patent: 5585302 (1996-12-01), Li

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS input buffer with NMOS gate coupled to Vss through undoped does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS input buffer with NMOS gate coupled to Vss through undoped , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS input buffer with NMOS gate coupled to Vss through undoped will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2076656

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.