CMOS gigabit serial link differential transmitter and receiver

Details CMOS gigabit serial link differential transmitter and receiver CMOS gigabit serial link differential transmitter and receiver

1997-05-13

1999-11-02

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Nonlinear amplifying circuit

327308, 327321, 330255, H03F 345

Patent

active

059778199

ABSTRACT:
A CMOS differential transmitter and matched receiver apparatus and method for transmitting data. The system uses a CMOS bias network to create low voltage swings and optimize the voltage offsets to compensate for variations caused by the manufacturing process, and thereby increase data transmission rates to approximately 1 gigabit per second.

REFERENCES:
patent: 4464633 (1984-08-01), Harwood et al.
patent: 4533877 (1985-08-01), Rahim
patent: 4769564 (1988-09-01), Garde
patent: 4831336 (1989-05-01), Dautriche
patent: 4912425 (1990-03-01), Kobayashi et al.
patent: 4963835 (1990-10-01), Saitoh
patent: 5065055 (1991-11-01), Reed
patent: 5132560 (1992-07-01), Kane
patent: 5214317 (1993-05-01), Nguyen
patent: 5376898 (1994-12-01), Tanaka et al.
patent: 5477191 (1995-12-01), Demicheli
patent: 5525914 (1996-06-01), Cao et al.
patent: 5614843 (1997-03-01), Mita et al.

Affiliated with

Also associated with

Rating

CMOS gigabit serial link differential transmitter and receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS gigabit serial link differential transmitter and receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS gigabit serial link differential transmitter and receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2140597