Boots – shoes – and leggings
Patent
1985-01-04
1987-08-25
Malzahn, David H.
Boots, shoes, and leggings
G06F 750
Patent
active
046897631
ABSTRACT:
A full adder circuit includes a sum circuit section, a carry-out circuit section, a carry-in circuit section; and an output circuit section. The sum circuit section includes a plurality of N-channel type MOS transistors having their gates adapted to receive true and complement binary addend signals of an ith order. The sum circuit section also includes a plurality of N-channel type MOS transistors having their gates adapted to receive true and complement binary augend signals of an ith order. The carry-out circuit section includes a plurality of N-channel type MOS transistors having their gates adapted to receive true and complement binary addend signals of an ith order. The carry-out circuit section also includes a plurality of N-channel MOS transistors having their gates adapted to receive true and complement binary augend signals of an ith order. The carry-in circuit section is formed of a plurality of N-channel type MOS transistors having their gates adapted to receive true and complement carry-in signals of an ith-1 order. The output circuit section includes a first pair of cross-coupled P-channel type MOS transistors connected to the sum circuit section and having their drains connected to respective true and complement sum output terminals. The output circuit section further includes a second pair of cross-coupled P-channel type MOS transistors connected to the carry-out circuit section and having their drains connected to respective true and complement carry-out terminals. All of the transistors are arranged on an integrated circuit substrate with topological regularity.
REFERENCES:
patent: 4215418 (1980-07-01), Muramatsu
patent: 4471454 (1984-09-01), Dearden et al.
patent: 4583192 (1986-04-01), Cieslak
patent: 4601007 (1986-07-01), Uya et al.
patent: 4621338 (1986-11-01), Uhlenhoff
Advanced Micro Devices , Inc.
Chin Davis
King Patrick T.
Malzahn David H.
Tortolano J. Vincent
LandOfFree
CMOS full adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS full adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS full adder circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1927884