Pulse or digital communications – Systems using alternating or pulsating current
Reexamination Certificate
1999-01-20
2003-05-06
Pham, Chi (Department: 2631)
Pulse or digital communications
Systems using alternating or pulsating current
C375S219000, C327S108000
Reexamination Certificate
active
06560290
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
This invention relates to data communication systems. More particularly, this invention relates high-speed communications systems including high-speed transmitters and receivers.
2. Description of Related Art
As electronic and computer technology continues to evolve, communication of information among different devices, either situated near by or at a distance becomes increasingly important. For example, it is now more desirable than ever to provide for high speed communications among different chips on a circuit board, different circuit boards in a system, and different systems with each other. It is also increasingly desirable to provide such communications at very high speeds, especially in view of the large amount of data required for data communications in intensive data consuming systems using graphical or video information, multiple input-output channels, local area networks, and the like.
It is particularly desirable to enable individual personal computers, workstations, or other computing devices, within which data is normally internally transferred using parallel data buses, to communicate with each other over relatively simple transmission lines. Such transmission lines typically include only one or two conductors, in contrast with the 64-bit and wider data paths within computing systems now commonly available.
A communication system that includes oversampling is often utilized to recover transmitted data. Such a system includes a receiver which samples the incoming serial data stream at a rate greater than the rate at which symbols (bits) are being transmitted. For example, in a three-times (3×) oversampling receiver, the incoming data stream is sampled at a rate approximately three times the symbol rate. However, there are various problems to overcome in order to effectively implement such a receiver when the rate of data transmission is very high. For example, parasitic capacitance and inductance typically introduce substantial distortion into the received signal.
The physical layer of the Gigabit Ethernet standard (IEEE 802.3z) requires a so-called PHY chip which operates at gigabaud speeds. Traditionally, either GaAs or bipolar techniques have been used to implement such PHY chips. However, GaAs and bipolar circuits cannot be easily integrated with other CMOS (complementary metal-oxide-semiconductor) circuits and are typically more costly to manufacture than CMOS circuits.
SUMMARY OF THE INVENTION
The above described needs are met and problems are solved by the present invention. New very high-speed CMOS techniques are used to achieve a CMOS driver operating at gigabaud speeds. Such a driver may be manufactured more easily than drivers that use GaAs or bipolar techniques and further may be easily integrated with other CMOS circuits. A communication system utilizing the gigabaud CMOS driver may additionally include a receiver with on-chip termination to significantly reduce distortion in the presence of parasitic capacitance in inductance in comparison to a receiver with external termination. Furthermore, the communication system may include a phase tracker and a frame aligner. The phase tracker continously monitors the most frequent transition edges in the oversampled data so that the phase of the receiver clock keeps track of the sender clock. The frame aligner comprises a comma detector which enables instant synchronization of data words with a single comma character within a serial data stream.
REFERENCES:
patent: 5418478 (1995-05-01), Brunt et al.
patent: 5883538 (1999-03-01), Keeth et al.
patent: 5974464 (1999-10-01), Shin et al.
patent: 5999019 (1999-12-01), Zheng et al.
patent: 6025742 (2000-02-01), Chan
patent: 6057718 (2000-05-01), Keeth
patent: 6173423 (2001-01-01), Autechaud et al.
patent: WO 97/42731 (1997-11-01), None
patent: WO 99/12306 (1999-03-01), None
Svensson, Christer, et al., “High Speed CMOS Chip to Chip Communication Circuit,” 1991 IEEE International Symposium On Circuits And Systems, Singapore, Jun. 11-14, 1991, vol. 4, pp. 2228-2231.
Gogaert, S., et al., “622 Mbit/s board-to-board link in 0.5 &mgr;m CMOS technology,” Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, Santa Clara, California, May 1-4, 1995, pp. 447-450.
Gogaert, S., et al., “A 1 Gbit/s full-duplex CMOS driver/receiver for twisted-pair data-communication,” 1998 Symposium On VLSI Circuits Digest of Technical Papers, Honolulu, Hawaii, Jun. 11-13, 1998, pp. 192-195.
Kim, S. et al.;An 800Mbps Mulit-Channel CMOS Serial Link with 3x Oversampling; pp. 451-454; IEEE 1995 Custom Integrated Circuits Conference.
Gotoh, K. et al.;All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMs; pp. 107-108;1997 Symposium on VLSI Circuits Digest of Technical Papers.
Shin, H. et al.; A 250-Mbit/s CMOS Crosspoint Switch; pp. 478-486; IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989.
Keiser, Bernhard E.; Sources of Radiated Interference and its Characteristics; pp. 25-34; Principles of Electronmagnetic Compatibility; 1996; 3rdEdition.
Spread Spectrum Modulation; Pseudo-Noise Sequences; pp. 578-611 (Chapter 9).
Ahn Gijung
Jeong Deog-Kyoon
Kim Gyudong
Perkins Coie LLP
Pham Chi
Silicon Image Inc.
Tran Khai
LandOfFree
CMOS driver and on-chip termination for gigabaud speed data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS driver and on-chip termination for gigabaud speed data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS driver and on-chip termination for gigabaud speed data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3009916