CMOS comparator output circuit with high gain and hysteresis

Details CMOS comparator output circuit with high gain and hysteresis CMOS comparator output circuit with high gain and hysteresis

1998-03-31

1999-08-31

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

327 77, 327205, H03K 3037

Patent

active

059458526

ABSTRACT:
A comparator circuit (100) produces a binary output voltage at an output (109) in response to a time varying input signal received at an input (108). The comparator circuit includes an output circuit (106) having a first current mirror (202), a second current mirror (204), a bias circuit (206) and a helping current source (208). Bias currents are applied in response to the state of the output voltage at the output to increase the gain and the hysteresis of the output circuit.

REFERENCES:
patent: 4394587 (1983-07-01), McKenzie et al.
patent: 4438349 (1984-03-01), Shoji
patent: 4553045 (1985-11-01), Murotani
patent: 4670671 (1987-06-01), De Weck
patent: 5369319 (1994-11-01), Good et al.
patent: 5446396 (1995-08-01), Brehmer
patent: 5514987 (1996-05-01), Ramirez
patent: 5587674 (1996-12-01), Danstrom
patent: 5608344 (1997-03-01), Marlow
patent: 5614857 (1997-03-01), Lim et al.
patent: 5796281 (1998-08-01), Saeki et al.
patent: 5880614 (1999-03-01), Zinke et al.

Affiliated with

Also associated with

Rating

CMOS comparator output circuit with high gain and hysteresis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS comparator output circuit with high gain and hysteresis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS comparator output circuit with high gain and hysteresis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427315