CMOS circuit with racefree single clock dynamic logic

Details CMOS circuit with racefree single clock dynamic logic CMOS circuit with racefree single clock dynamic logic

1987-02-12

1989-06-20

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307452, 34082583, H03K 19094, G06F 738

Patent

active

048411744

ABSTRACT:
Disclosed is an improved logic circuit employing dynamic CMOS logic and having alternating logic employing first and second conductivity type transistors, respectively, separated by clocked inverters. The circuit employs a single clock signal to synchronize the dynamic logic operations of said logic gates and, along with a second, complement clock signal, said clocked inverters. Precharge transistors of each conductivity type are slowed slightly with respect to logic transistors, and the complement clock signal is delayed slightly with respect to the clock signal, thereby providing racefree logic operations. An implementation in a PLA is disclosed employing two logic planes for implementing arbitrary logic equations on input logic signals. The first logic plane and second logic plane are evaluated on separate phases of a complement clock signal and are separted by a clocked latch/inverter for providing correct logic evaluation between the logic planes.

REFERENCES:
patent: 3974366 (1976-08-01), Hebenstreit
Weste, et al.: "Principles of CMOS VLSI design", 1985, pp. 203-224.

Affiliated with

Also associated with

Rating

CMOS circuit with racefree single clock dynamic logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS circuit with racefree single clock dynamic logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS circuit with racefree single clock dynamic logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-527088