Pulse or digital communications – Synchronizers
Patent
1997-07-09
2000-10-03
Pham, Chi H.
Pulse or digital communications
Synchronizers
375359, H04L 700
Patent
active
061283568
ABSTRACT:
Data transmission through data paths is synchronized using a symmetrical clock signal. In order to avoid dynamic hazards, which arise due to different delay times during data transmission in the data paths, an intermediate storage element is respectively arranged in each data path. It does not forward the received data signals into the subsequent circuit blocks until towards the end of the clock signal impulse used for the synchronization of the data transmission.
REFERENCES:
patent: 5032783 (1991-07-01), Hwang et al.
patent: 5121010 (1992-06-01), Hoshizaki et al.
patent: 5179294 (1993-01-01), Bechade et al.
patent: 5710911 (1998-01-01), Walsh et al.
patent: 5714904 (1998-02-01), Jeong
patent: 5751665 (1998-05-01), Tanoi
E J Mc Cluskey, Logic Design Principles With Emphasis on Testable Semicustom Circuits, (Chapter 3, Analysis of Combinational Circuits), Prentice Hall, (1986), pp. 84-93.
T K Liu, Synthesis Algorithm for 2-Levels MOS Networks, IEEE Trans. on Computers, Band-C-24, No. 1, Jan. 1975, pp. 72-79.
P E Landman et al, Power Estimation for High Level Synthesis, IEEE (1993), pp. 361-366.
W Ulbrich et al, Design of Dedicated MOS Digital Filters For High-Speed Applications, Proceedings of ISCAS (1985), pp. 255-258.
Kleine Ulrich
Vogel Mike
Bayard Emmanuel
Pham Chi H.
Siemens Aktiengesellschaft
LandOfFree
CMOS circuit composed of CMOS circuit blocks arranged in bit-par does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS circuit composed of CMOS circuit blocks arranged in bit-par, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS circuit composed of CMOS circuit blocks arranged in bit-par will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-202690