Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Patent
1995-06-02
1996-09-17
Nelms, David C.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
327110, 327378, 327379, 327389, 327391, 327427, 326 21, 326 30, H03K 300, H03K 1716, H03K 17687
Patent
active
055572235
ABSTRACT:
A driver for providing binary signals from a data system to a transmission line is disclosed. A first n-channel transistor has its drain coupled to the transmission line and its source coupled to ground. The channel of the first n-channel transistor has a width that is greater than its length. A first inverter stage conducts current from a first voltage supply to the gate of the first n-channel transistor in order to switch the first n-channel transistor into a conductive state and conducts current from the gate of the first n-channel transistor to ground in order to switch the first n-channel transistor into a non-conductive state. A discharge circuit provides a discharge path from the gate of the first n-channel transistor to ground during a discharge time period and then removes the discharge path at the end of the discharge time period. A temperature compensation circuit may be coupled to the first inverter stage to adjust the level of current conducted to the gate of the first n-channel transistor and the level of current conducted from the gate of the first n-channel transistor to compensate for variations in temperature.
REFERENCES:
patent: 3333113 (1967-07-01), Cole et al.
patent: 4254501 (1981-03-01), Griffith et al.
patent: 4385394 (1983-05-01), Pace
patent: 4393494 (1983-07-01), Belforte et al.
patent: 4419594 (1983-12-01), Gemmell et al.
patent: 4588941 (1986-05-01), Kerth et al.
patent: 4645948 (1987-02-01), Morris et al.
patent: 4647912 (1987-03-01), Bates et al.
patent: 4723108 (1988-02-01), Murphy et al.
patent: 4751404 (1988-06-01), Yuen
patent: 4760292 (1988-07-01), Bach
patent: 4763021 (1988-08-01), Stickel
patent: 4774422 (1988-09-01), Donaldson et al.
patent: 4825402 (1989-04-01), Jalali
patent: 4855622 (1989-08-01), Johnson
patent: 4855623 (1989-08-01), Flaherty
patent: 4894561 (1990-01-01), Nogami
patent: 4922140 (1990-05-01), Gahle et al.
patent: 4929941 (1990-05-01), Lecocq
patent: 4972106 (1990-11-01), Ruijs
patent: 4978905 (1990-12-01), Hoff et al.
patent: 4980579 (1990-12-01), McDonald et al.
patent: 5015888 (1991-05-01), Ovens
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5019728 (1991-05-01), Sanwo et al.
patent: 5021684 (1991-06-01), Ahuja et al.
patent: 5021691 (1991-06-01), Saito
patent: 5023487 (1991-06-01), Wellheuser et al.
patent: 5023488 (1991-06-01), Gunning
patent: 5034632 (1991-07-01), Jansson et al.
patent: 5041743 (1991-08-01), Matsumoto
patent: 5070256 (1991-12-01), Grondalski
patent: 5079456 (1992-01-01), Kotowski et al.
patent: 5081380 (1992-01-01), Chen
patent: 5095231 (1992-03-01), Sartori et al.
patent: 5117130 (1992-05-01), Shoji
patent: 5118971 (1992-06-01), Schenck
patent: 5165046 (1992-11-01), Hesson
patent: 5198701 (1993-03-01), Davies et al.
patent: 5200654 (1993-04-01), Archer
patent: 5208492 (1993-05-01), Masumoto et al.
patent: 5216292 (1993-06-01), Imazu et al.
patent: 5218239 (1993-06-01), Boomer
patent: 5231315 (1993-07-01), Thelen, Jr.
patent: 5241221 (1993-08-01), Fletcher et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5291071 (1994-03-01), Allen et al.
patent: 5293082 (1994-03-01), Bathaee
patent: 5296756 (1994-03-01), Patel et al.
patent: 5304861 (1994-04-01), Fruhauf et al.
patent: 5313118 (1994-05-01), Lundberg
patent: 5315174 (1994-05-01), Chang et al.
patent: 5319258 (1994-06-01), Ruetz
patent: 5329184 (1994-07-01), Redfern
patent: 5334882 (1994-08-01), Ting
patent: 5338987 (1994-08-01), Tomasetti et al.
Bill Gunning, "GTL Fact Sheet", Sep. 20, 1991, all pages.
Paul R. Gray and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", 1977, pp. 254-261.
"Electronically Switchable Interface Circuit With Multiple EIA Protocol Drivers and Receivers", IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, all pages.
Boris Bertolucci, "Fastbus Dual-Port Memory and Display Diagnostic Module", IEEE Transactions on Nuclear Science, vol. NS-34, No. 1, Feb. 1987, pp. 253-257.
National Semiconductor Corporation, "DS36950 Quad Differential Bus Transceiver", Interface Databook, 1990 Edition, pp. 1-123 to 1-131.
National Semiconductor Corporation, "DS3886 BTL 9-Bit Latching Data Transceiver", High Performance Bus Interface Designer's Guide, 1991 Edition, pp. 1-74 to 1-80.
National Semiconductor Corporation, "DS3883 BTL 9-Bit Data Transceiver", High Performance Bus Interface Designer's Guide, 1991 Edition, pp. 1-58 to 1-62.
U.S. application Ser. No. 08/073,939 issued to James R. Kuo, filed Jun. 8, 1993.
U.S. application Ser. No. 08/073,534 issued to James R. Kuo, filed Jun. 8, 1993.
U.S. application Ser. No. 08/073,679 issued to James R. Kuo, filed Jun. 8, 1993.
U.S. application Ser. No. 08/073,927 issued to James R. Kuo, filed Jun. 8, 1993.
U.S. application Ser. No. 08/146,617 issued to James R. Kuo, filed Nov. 2, 1993.
National Semiconductor Corporation
Nelms David C.
Phan Trong
LandOfFree
CMOS bus and transmission line driver having compensated edge ra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS bus and transmission line driver having compensated edge ra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS bus and transmission line driver having compensated edge ra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-415896