CMOS buffer with reduced ground bounce

Details CMOS buffer with reduced ground bounce CMOS buffer with reduced ground bounce

2005-02-15

2005-02-15

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C326S026000, C326S027000

Reexamination Certificate

active

06856179

ABSTRACT:
A CMOS output buffer uses feedback from a ground node to reduce ground bounce by utilizing a tolerable ground bounce limit, making it less sensitive to operating conditions and processing parameters. An input to the NMOS device of the output buffer is provided by the output of a control element which receives a first input from a pre-driver and a second input (i.e., the feedback) from the ground node.

REFERENCES:
patent: 4777389 (1988-10-01), Wu et al.
patent: 4782252 (1988-11-01), Levy et al.
patent: 4862018 (1989-08-01), Taylor et al.
patent: 5124579 (1992-06-01), Naghshineh
patent: 5148056 (1992-09-01), Glass et al.
patent: 5153457 (1992-10-01), Martin et al.
patent: 5168176 (1992-12-01), Wanlass
patent: 5315187 (1994-05-01), Cheng
patent: 5438278 (1995-08-01), Wong et al.
patent: 5473263 (1995-12-01), Mahmood
patent: 5604453 (1997-02-01), Pedersen
patent: 6366114 (2002-04-01), Liu et al.
patent: 6566904 (2003-05-01), van Bavel et al.

Affiliated with

Also associated with

Rating

CMOS buffer with reduced ground bounce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS buffer with reduced ground bounce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS buffer with reduced ground bounce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3455796