Amplifiers – With periodic switching input-output
Reexamination Certificate
1999-02-03
2001-09-11
Shingleton, Michael B (Department: 2817)
Amplifiers
With periodic switching input-output
C330S085000, C330S253000, C330S256000, C330S260000, C327S307000
Reexamination Certificate
active
06288604
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to electronic amplifier circuits implemented using complementary metal oxide semiconductor (CMOS) technology. More specifically, the present invention relates to a CMOS amplifier circuit providing improved performance characteristics including automatic cancellation of offset voltage.
2. Description of the Prior Art
In ideal linear amplifier circuits, each differential pair of transistors in each amplifying stage of a chain is perfectly balanced so that there is no offset voltage which can lead to errors in the linear relationship between the input signal level and output signal level of the amplifier circuit. However, due to imperfect processing characteristics combined with the effects of temperature variations, an offset voltage, V
OS
, typically arises between each differential pair of transistors.
It is particularly difficult to achieve balanced characteristics between differential pairs of transistors in amplifier circuits implemented using complementary metal oxide semiconductor (CMOS) technology. While bipolar junction transistor (BJT) technology, which allows for better processing control, may be used to implement amplifier circuits for many types of applications, CMOS technology is commonly preferred because of lower cost.
The linearity of an amplifier circuit is particularly important in data processing applications wherein the signal received at the input of the amplifier circuit is very small. Therefore, in such applications, it is very desirable that each differential pair of transistors be very well balanced, having minimal offset voltage. It is also particularly important in such applications that there be minimal DC wandering.
A fiber optic receiver is one example of an electronic system requiring a linear amplifier circuit for amplifying an input signal which is very small. A fiber-optic receiver typically includes: a photodiode for receiving the fiber-optic signal, and for generating an electrical analog signal; a pre-amplifier responsive to the analog signal, and operative to generate a pre-amplified analog signal; a post-amplifier responsive to the pre-amplified analog signal, and operative to generate a post-amplified analog signal; and a data slicer for converting the post-amplified analog signal to a digital data signal.
The signal level of the pre-amplified analog signal received by the post-amplifier is typically only a few millivolts (mV). Typically, the post-amplifier includes a CMOS input stage having a differential pair which is subject to create an offset voltage in the range of tens of millivolts. This problem causes errors in the linearity of the post-amplifier circuit which lead to data errors as the post-amplified analog signal is processed by the data slicer. The data slicer cannot provide an accurate digital data signal unless the offset voltage of the post-amplifier circuit is properly canceled. Additionally, an input port of the post amplifier may be coupled with an AC coupling capacitor which may also have a DC wandering effect which needs to be compensated in order to generate digital signal levels required for data processing including clock/data recovering.
Typical prior art post-amplifiers include: an automatic gain control amplifier (AGC amplifier) having an input port for receiving an input data signal, and an output port for providing an amplified data signal; and a feedback circuit coupled between the output port and the input port of the AGC amplifier. To reduce the undesirable effects of offset voltage, the feedback circuit in prior art post-amplifiers typically includes: a peak detection circuit connected to receive the amplified data signal from the output port of the AGC amplifier, and being operative to sense peak levels of the differential pair of amplified data signal levels, and being further operative to provide an offset correction signal which is proportional to the voltage offset between the differential pair of amplified data signal levels; and an error amplifier for amplifying the offset signal, and providing an amplified offset signal back to the input port of the AGC amplifier in a negative feedback manner in order to cancel the voltage offset arising in the AGC amplifier.
One problem associated with the use of a peak detection circuit in a negative feedback path for canceling offset voltage arising in a post-amplifier is that peak detection circuits can provide an inaccurate indication of the actual offset voltage in the AGC amplifier due to a variety of problems including the inherent voltage offset of the peak detection circuitry itself. Another problem associated with the use of a peak detection circuits for canceling voltage offset in a post-amplifier is that peak detection circuits are complex and expensive.
What is needed is an accurate and cost effective method and apparatus for canceling voltage offset arising in an amplifier circuit.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide an accurate and cost effective method and apparatus for minimizing voltage offset in an amplifier circuit.
Briefly, a presently preferred embodiment of the present invention includes an amplifier circuit responsive to an input data signal which is substantially DC balanced, the amplifier circuit being operative to generate an amplified data signal. The amplifier circuit includes: a limiting amplifier responsive to the input data signal and to an error correcting signal, the limiting amplifier being operative to generate the amplified data signal; a feed back circuit responsive to a signal proportional to the amplified data signal, the feed back circuit being operative to generate the error correcting signal. The feed back circuit includes: a low pass filter responsive to the signal proportional to the amplified data signal, and operative to generate a filtered signal; and an error amplifier responsive to the filtered signal, and operative to provide the error correcting signal to the limiting amplifier; whereby offset voltage caused by process characteristics of the limiting amplifier, and temperature variations in the limiting amplifier are canceled by the error correcting feedback signal.
The limiting amplifier further includes: a first amplifying stage responsive to the input data signal, and being operative to provide a first pre-amplified signal; a second amplifying stage responsive to the first pre-amplified signal, and being operative to provide a second pre-amplified signal; and a third amplifying stage responsive to the second pre-amplified signal, and being operative to generate the amplified data signal. In accordance with one aspect of the invention, the low pass filter of the feedback circuit generates the filtered signal in response to the second pre-amplified signal; and the error correcting feedback signal is provided to the second amplifying stage of the limiting amplifier.
An important advantage of an amplifier circuit according to the present invention is that it provides cost effective circuitry for accurately canceling offset voltage generated in an amplifier circuit which is responsive to a DC balanced signal, that is a signal which has been encoded encoded to achieve substantially balanced DC coding.
The foregoing and other objects, features, and advantages of the present invention will be apparent from the following detailed description of the preferred embodiment which makes reference to the several figures of the drawing.
REFERENCES:
patent: 3609572 (1971-09-01), Vilbis
patent: 3958185 (1976-05-01), Hartung
patent: 4752744 (1988-06-01), Aoki
patent: 5166635 (1992-11-01), Shih
patent: 5218320 (1993-06-01), Albouy et al.
patent: 5446405 (1995-08-01), Ikeda
patent: 5798660 (1998-08-01), Cheng
patent: 5798664 (1998-08-01), Nagahori et al.
Shieh Jiann-chyi
Shih Cheng-Chung
Arent Fox Kintner & Plotkin & Kahn, PLLC
Broadcom Corporation
Shingleton Michael B
LandOfFree
CMOS amplifier providing automatic offset cancellation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS amplifier providing automatic offset cancellation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS amplifier providing automatic offset cancellation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2492712