Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-06-08
1989-07-11
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307446, 307570, 307475, H03K 1901, H03K 19003, H03K 19092, H03K 19094
Patent
active
048475220
ABSTRACT:
The invention relates to an output circuit capable of producing an output signal which may be disabled, leaving the output terminal in a high impedance state capable of being driven externally to a voltage significantly outside the bounds of the output circuit power supply. The output circuit of the invention includes two terminals adapted to be connected to a power supply capable of providing a supply voltage. The output circuit includes an MOS transistor having a substrate, source and drain terminals and a gate, one of the source and drain terminals being coupled to one of the power supply terminals. A second transistor has three terminals including a control terminal and two other terminals, one of which is coupled to the other of the source and drain terminals of the MOS transistor, and the other of which is coupled to the other power supply terminal. An output terminal is coupled between the one terminal of the second transistor and the other of the source and drain terminals of the MOS transistor. A means responsive to an external signal is provided for rendering the output terminal in a high impedance state. A substrate control circuit coupled to the substrate, source and drain terminals of the MOS transistor has a means (1) for detecting whether the voltage at the output terminal is within the voltage range of the power supply, and (2) for controlling the voltage on the substrate of the MOS transistor such that neither its source-substrate nor its drain-substrate junctions can become forward biased, while at the same time providing a voltage capable of disabling both the bipolar and the MOS transistors upon receipt of the external signal. This circuit, unlike prior art circuits, allows the output terminal to be driven significantly beyond the limits of the voltages at the terminals of the power supply, thus permitting its use in "wired-or" configurations which are important where line driver outputs are used, allowing operation with multiple power supplies having differing voltages, or with no power supply at all.
REFERENCES:
patent: 4703203 (1987-10-01), Gallup et al.
patent: 4739198 (1988-04-01), Marayama
patent: 4800294 (1989-01-01), Taylor
patent: 4801825 (1989-01-01), Stanley et al.
Bingham David
Fuller Roger W.
Bertelson David R.
Heyman John S.
Maxim Integrated Products
LandOfFree
CMOS amplifier/driver stage with output disable feature does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS amplifier/driver stage with output disable feature, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS amplifier/driver stage with output disable feature will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-439018