CMOS active pixel with reset noise reduction

Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C250S2140AG, C348S308000

Reexamination Certificate

active

06777660

ABSTRACT:

BACKGROUND OF INVENTION
1. Field of the Invention
The invention relates to a CMOS image sensor array design that is capable of substantially reducing reset noise. More specifically, the invention relates to an array of active pixels having rows and columns with one amplifier for each column to produce a feedback to the reset transistors of the respective column to reduce noise.
2. Description of the Related Art
CMOS image sensors are attractive due to the compatibility with VLSI circuits. However, CMOS imagers have typically higher noise than CCD imagers. While CCD imagers employ correlated double-sampling (CDS) to remove the reset noise commonly referred to as kTC noise, the operation of most CMOS imagers does not allow true CDS. Instead, uncorrelated double-sampling is employed to remove the constant reset level. Unfortunately, this method actually increases reset noise.
Prior art CMOS pixel designs disclose correlated-doubling sampling incorporated in the pixel design. Although this circuit substantially removes the reset noise, an amplifier and two additional devices are necessary within each pixel to provide the CDS function, greatly increasing the area of the pixel. What is needed is a CMOS image sensor array design where each active pixel in the image sensor array does not need a separate amplifier.
SUMMARY OF THE INVENTION
A CMOS image sensor array has rows and columns of active pixels. In addition, there are one or more column lines each cooperating with the active pixels in the respective columns. Each active pixel in a column has an output connected to the column line. Each active pixel includes a photodiode that produces a signal proportional to incident light intensity. The proportional signal may be current, voltage, or charge. The proportional signal is applied to the active pixel output if the column select and row select are appropriately set. In addition, each active pixel has a reset transistor to reset the pixel. Each reset transistor has a gate and first and second terminals. A reset voltage is applied to the gate of each reset transistor to reset the transistors.
The CMOS image sensor array also has one or more amplifiers. Each amplifier has a first input connected to the column line. Each amplifier also provides a negative feedback output to the first terminal of each reset transistor of the active pixels for the respective cooperating column line. A reset reference voltage is applied to a second input of each amplifier to adjust the negative feedback to set the voltage at the second terminal of each reset transistor to a desired reset voltage. The second terminal of each reset transistor cooperates with the first input of the respective amplifier for the column.
The voltage at each said second terminal is V
T
&Dgr;V below the reset voltage, where &Dgr;V keeps the reset transistor in the subthreshold region in the steady state of the reset phase. The &Dgr;V typically exceeds one hundred millivolts.
The CMOS image sensor array has one or more row lines each cooperating with the active pixels in a row. Each active pixel in the row has a row select transistor coupled between its respective second terminal and the first input of the respective amplifier.
The CMOS image sensor array further has a source follower transistor coupled between the second terminal and the row select transistor of each active pixel.
The first advantage of the present invention is that it provides a CMOS imager design that is capable of substantially reducing the reset noise.
A second advantage of the present invention is that it provides a reset noise reduction without substantially increasing the complexity of the pixel. More specifically, the present invention avoids the inclusion of an amplifier in each pixel.


REFERENCES:
patent: 5572074 (1996-11-01), Standley
patent: 5698844 (1997-12-01), Shinohara et al.
patent: 5714909 (1998-02-01), Jackson
patent: 5880460 (1999-03-01), Merrill
patent: 5892540 (1999-04-01), Kozlowski et al.
patent: 5962844 (1999-10-01), Merrill et al.
patent: 5969758 (1999-10-01), Sauer et al.
patent: 6130423 (2000-10-01), Brehmer et al.
patent: 6163024 (2000-12-01), Kozuka et al.
patent: 6169317 (2001-01-01), Sawada et al.
patent: 6191412 (2001-02-01), Afghahi
patent: 6204524 (2001-03-01), Rhodes
patent: 6218656 (2001-04-01), Guidash
patent: 6438276 (2002-08-01), Dhuse et al.
patent: 6532040 (2003-03-01), Kozlowski et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS active pixel with reset noise reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS active pixel with reset noise reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS active pixel with reset noise reduction will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3356154

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.