Closed-loop peak detector topology

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327 60, 327 73, 327 78, 327 91, 327 95, G01R 1904, H03K 524

Patent

active

054283078

ABSTRACT:
The present invention is a closed loop peak detection circuit comprising switching means, comparing means, control means, two current sources, and a holding capacitor. The switching means selectively provides one of a plurality of input signals to the comparing means. The control means is coupled to the comparing means. The control means receives first and second control signals for selecting one of three modes: reset, peak detect, and hold. First and second current sources are coupled to the control means. A capacitor is coupled to the first and second current sources for generating an output signal. The output signal is feedback coupled to the comparing means. The comparing means determines when one of the plurality of input signals exceeds the output signal. The control means enables and disables the current sources in response to the comparing means and to the first and second control signals. In reset mode, the second current source discharges the capacitor until the output voltage is equal to a baseline voltage V.sub.REF. In peak detect mode, the first current source charges the capacitor when the instantaneous value of the output signal is less than the input signal. The peak detector uses the input signal to pump up the output voltage to the most positive value of input signal. In hold mode, the current sources are disabled. The capacitor maintains a nearly constant amount of charge. Thus, the output voltage is equal to the peak voltage of the input signal stored on the capacitor.

REFERENCES:
patent: 4086651 (1978-04-01), Muir et al.
patent: 4400633 (1983-08-01), Mouri
patent: 4585956 (1986-04-01), Lie
patent: 4866301 (1989-09-01), Smith
patent: 4926068 (1990-05-01), Fujita
patent: 5120995 (1992-06-01), Abdi
patent: 5287063 (1994-02-01), Izawa
patent: 5302863 (1994-04-01), Walley et al.
patent: 5315168 (1994-05-01), Norton, Jr.
IBM Technical Disclosure Bulletin, Cunningham, "High Speed Peak Detector", Feb. 79, pp. 3544-3545.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Closed-loop peak detector topology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Closed-loop peak detector topology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Closed-loop peak detector topology will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-289784

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.