Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular chip input/output means
Reexamination Certificate
2011-06-07
2011-06-07
Cao, Phat X (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular chip input/output means
C257S204000, C257S205000, C257S207000, C257S208000, C257S211000, C257SE27060, C257SE27081
Reexamination Certificate
active
07956384
ABSTRACT:
A semiconductor power device supported on a semiconductor substrate that includes a plurality of transistor cells, each cell has a source and a drain region disposed on opposite sides of a gate region in the semiconductor substrate. A gate electrode is formed as an electrode layer on top of the gate region for controlling an electric current transmitted between the source and the drain regions. The gate electrode layer disposed on top of the semiconductor substrate is patterned into a wave-like shaped stripes for substantially increasing an electric current conduction area between the source and drain regions across the gate.
REFERENCES:
patent: 5355008 (1994-10-01), Moyer et al.
patent: 5447876 (1995-09-01), Moyer et al.
patent: 5517046 (1996-05-01), Hsing et al.
patent: 6069396 (2000-05-01), Funaki
patent: 6140687 (2000-10-01), Shimomura et al.
patent: 6287922 (2001-09-01), Yu et al.
patent: 6388292 (2002-05-01), Lin
patent: 6818950 (2004-11-01), Mallikararjunaswamy
Alpha & Omega Semiconductor Ltd.
Cao Phat X
Garrity Diana C
Lin Bo-In
LandOfFree
Closed cell configuration to increase channel density for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Closed cell configuration to increase channel density for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Closed cell configuration to increase channel density for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2653855