Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1993-03-11
1995-03-07
Heyman, John S.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327141, 327161, 327295, H03K 513
Patent
active
053961110
ABSTRACT:
A technique for generating gated clock signals for use in enabling various operating gating units in a data processing system in which an internal reference clock signal is used to generate both processor clock signals and the gated clock signals such that the latter signals are substantially synchronous with the processor clock signals. D-flip-flop circuitry together with a delay unit having an adjustable time delay are used to generate a gated clock signal. The overall time delay, from the time of which the circuitry is enabled until the gated clock signal is produced, is appropriately set by selecting the required time delay so that the overall time delay is essentially the same as the time delay required to generate the processor clock signals. Accordingly, the edges of the gated clock signals can be made to coincide with the edges of the processor clock signals. The use of such gated clock signal generation circuitry can reduce the time needed to generate the gated clock signals from that required by previously used register PAL circuitry to improve performance of the processing system.
REFERENCES:
patent: 4191998 (1980-03-01), Carmody
patent: 4399410 (1983-08-01), Siegmund et al.
patent: 4700350 (1987-10-01), Douglas et al.
patent: 4800558 (1989-01-01), Nichols
patent: 4847516 (1989-07-01), Fujita et al.
patent: 4862096 (1989-08-01), Spence
patent: 4870665 (1989-09-01), Vaughn
patent: 5057784 (1991-10-01), Park
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5122679 (1992-06-01), Ishii et al.
IBM Technical Bulletin, vol. 33 No. 1A, Jun. 1990.
IBM Technical Disclosure Bulletin, vol. 20 No. 11A Apr. 1978.
Meyer, Jeff, "Low Skew CMOS PLL Clock Driver", Motorola Semiconductor Technical Data, pp. 56-77.
Dunbar Joseph M.
Frangioso Ralph C.
Rebello Paul
Data General Corporation
Heyman John S.
Lam T. T.
O'Connell Robert F.
LandOfFree
Clocking unit for digital data processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clocking unit for digital data processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking unit for digital data processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1408261