Clocking system and method for a memory

Details Clocking system and method for a memory Clocking system and method for a memory

2007-02-06

2007-02-06

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S293000

Reexamination Certificate

active

10057196

ABSTRACT:
A clocking system for a memory that accomplishes these and other objectives has an external clock. A clock shaper has an input coupled to the external clock and an access clock at an output. A first delay block has an input coupled to the external clock and an output coupled to a master of an output register. A slave of the output register is coupled to the external clock. By having the master clock trailing the slave clock a temporary transparency window condition is created at the output register, allowing an improved cycle time (speed) prime bin distribution.

REFERENCES:
patent: 4919739 (1990-04-01), Dyksterhouse et al.
patent: 5379263 (1995-01-01), Ogawa et al.
patent: 5617368 (1997-04-01), Ishida
patent: 5825713 (1998-10-01), Lee
patent: 5949721 (1999-09-01), Kwon et al.
patent: 6160742 (2000-12-01), Chung et al.
patent: 6167487 (2000-12-01), Camacho et al.
patent: 6278637 (2001-08-01), Kawaguchi
patent: 6380785 (2002-04-01), Fisher
patent: 6452433 (2002-09-01), Chang et al.
patent: 6757327 (2004-06-01), Fiedler
patent: 1324346 (2003-07-01), None

Affiliated with

Also associated with

Rating

Clocking system and method for a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clocking system and method for a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking system and method for a memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3871618