Clocking scheme for efficient digital noise reduction in...

Details Clocking scheme for efficient digital noise reduction in... Clocking scheme for efficient digital noise reduction in...

2011-04-05

2011-04-05

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C377S047000, C377S048000

Reexamination Certificate

active

07920006

ABSTRACT:
In one embodiment of the present invention, a clock generator circuit receives a clock signal having a period. The clock signal is employed by a digital circuit that is resident on the same substrate as an analog circuit, the digital circuit generates disturbance climaxes at clock edges that propagate through the substrate to the analog circuit. A clock generator circuit generates a plurality of clock signals, with each clock signal having a unique rate, wherein during a temporal gap, defined by the time between a last disturbance climax and a next sampling time of the clock signal, clock edges of any of the plurality of clock signals are avoided.

REFERENCES:
patent: 6411669 (2002-06-01), Kim
patent: 2009/0156135 (2009-06-01), Kamizuma et al.
patent: 2009/0268916 (2009-10-01), Miyagi

Affiliated with

Also associated with

Rating

Clocking scheme for efficient digital noise reduction in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clocking scheme for efficient digital noise reduction in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking scheme for efficient digital noise reduction in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625865