Clocked register

Details Clocked register Clocked register

1997-03-21

1999-06-15

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

327217, H03K 3286

Patent

active

059125764

ABSTRACT:
A J-K flip/flop type storage register includes an input register and an output register. The input register is active when a clock pulse applied thereto is below a predetermined level defining a logic 0 state and inactive when the clock pulse signal is above the first predetermined level. The output register is active when the level of the clock pulse signal is above a second predetermined level and inactive when the clock pulse signal is below the second predetermined level. There exists a well-defined voltage range during which both the input and output registers are inactive. The transfer of information from the input register to the output register only occurs during the transition from a logic 0 level to a logic 1 level clock pulse signal. The SET and RESET inputs are only enabled when the clock pulse signal is at a logic 0 level. This register management helps to ensure that noise on the clock pulse line does not erroneously trigger the input or output registers and further helps to prevent a race condition from developing between the input and output registers.

REFERENCES:
patent: 5051621 (1991-09-01), Wright
patent: 5541544 (1996-07-01), Nakano

Affiliated with

Also associated with

Rating

Clocked register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clocked register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocked register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-404832