Clocked IGFET logic circuit

Details Clocked IGFET logic circuit Clocked IGFET logic circuit

1980-08-18

1982-05-18

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307452, H03K 19003, H03K 19096, H03K 1920

Patent

active

043307221

ABSTRACT:
A clocked IGFET logic circuit comprises a precharge transistor having its channel connected between a V.sub.DD supply terminal and an output terminal, a functional network connected between the output terminal and a switch ground node, the network containing a plurality of transistors each having its gates connected to receive a respective one of a plurality of input signals and its channel connected together with those of the other transistors of the functional network in a configuration which provides the circuit with a predetermined logical function, and a ground switch transistor having its channel connected between the switch ground node and a V.sub.SS supply terminal. The gate of the ground switch transistor receives a clock signal which turns that transistor OFF during a precharge phase of the clock signal and ON during an active phase of the clock signal. The gate of the precharge transistor is connected to a precharge generator providing a voltage signal which biases that transistor to have a relatively high channel conductance during the precharge phase and biases that transistor to have a relatively low channel conductance during the active phase. The bias applied to the gate of the precharge transistor is such that the channel conductance of that transistor is sufficient to permit replenishment of charge at the output terminal lost from undesired leakage but not so high as to significantly increase the power dissipation of the circuit. Thus, the disclosed circuit provides stable output states which are characteristic of a static circuit while also having low power dissipation, high performance and low transistor count which are characteristic of a dynamic circuit.

REFERENCES:
patent: 3479523 (1969-11-01), Pleshko
patent: 3551693 (1970-12-01), Burns et al.
patent: 3825888 (1974-07-01), Kawagoe
patent: 3942162 (1976-03-01), Buchanan
patent: 3959782 (1976-05-01), Dunn
patent: 4247921 (1981-01-01), Itoh et al.

Affiliated with

Also associated with

Rating

Clocked IGFET logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clocked IGFET logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocked IGFET logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-488112