Clock systems and methods

Details Clock systems and methods Clock systems and methods

2006-09-11

2008-11-25

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S295000, C327S270000

Reexamination Certificate

active

07456672

ABSTRACT:
Systems and methods are disclosed herein to provide improved clock, delay, and skew techniques. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a clock generator to provide a bias signal and a clock signal, with control logic providing a delay control signal based on the bias signal and the control signal. A delay circuit provides a delay to the clock signal based on the delay control signal.

REFERENCES:
patent: 5563592 (1996-10-01), Cliff et al.
patent: 5754734 (1998-05-01), Emeott et al.
patent: 5768372 (1998-06-01), Sung et al.
patent: 5794033 (1998-08-01), Aldebert
patent: 5872529 (1999-02-01), Mejia
patent: 6028445 (2000-02-01), Lawman
patent: 6038185 (2000-03-01), Ng
patent: 6044025 (2000-03-01), Lawman
patent: 6327634 (2001-12-01), Statovici
patent: 6353648 (2002-03-01), Suzuki
patent: 6483342 (2002-11-01), Britton et al.
patent: 6493862 (2002-12-01), Young et al.
patent: 6507214 (2003-01-01), Snyder
patent: 6507943 (2003-01-01), Kelem
patent: 6525678 (2003-02-01), Veenstra et al.
patent: 6531974 (2003-03-01), Callahan et al.
patent: 6563437 (2003-05-01), Landry et al.
patent: 6564285 (2003-05-01), Mills
patent: 6744388 (2004-06-01), Khu
patent: 6772230 (2004-08-01), Chen et al.
patent: 6785165 (2004-08-01), Kawahara
patent: 6794912 (2004-09-01), Hirata et al.
patent: 6885227 (2005-04-01), Agrawal et al.
patent: 6903574 (2005-06-01), Chen et al.
patent: 7019577 (2006-03-01), Agrawal et al.
patent: 7034599 (2006-04-01), Agrawal et al.
patent: 2004/0061147 (2004-04-01), Fujita
patent: 2004/0064622 (2004-04-01), Smith
patent: 2005/0093584 (2005-05-01), Meacham
U.S. Appl. No. 10/809,658, filed Mar. 25, 2004, Tang.
U.S. Appl. No. 11/243,255, filed Oct. 4, 2005, Tang.
U.S. Appl. No. 11/346,817, filed Feb. 3, 2006, Chen et al.
U.S. Appl. No. 11/494,862, filed Jul. 28, 2006, Booth et al.
John G. Maneatis, Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.

Affiliated with

Also associated with

Rating

Clock systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4027864