Oscillators – Combined with particular output coupling network
Reexamination Certificate
2011-05-10
2011-05-10
Pascal, Robert (Department: 2817)
Oscillators
Combined with particular output coupling network
C331S045000, C327S115000, C327S118000
Reexamination Certificate
active
07940132
ABSTRACT:
A clock system includes a phase locked loop, a phase divider, and a control module. The phase locked loop (PLL) produces a plurality of phase-offset output oscillations. The phase divider generates a clock signal from one or more of the plurality of phase-offset output oscillations based on a phase divider control signal. The control module generates the phase divider control signal based on a desired setting for the clock signal.
REFERENCES:
patent: 6867656 (2005-03-01), Hajimiri et al.
patent: 7098707 (2006-08-01), Starr et al.
patent: 2009/0042528 (2009-02-01), Pellerano et al.
May Michael R.
Vargas Raymond L.
Freescale Semiconductor Inc.
Goodley James E
Pascal Robert
Stanford Gary R.
LandOfFree
Clock system and applications thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock system and applications thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock system and applications thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2703472