Pulse or digital communications – Synchronizers – Network synchronizing more than two stations
Patent
1994-06-29
1995-12-26
Chin, Stephen
Pulse or digital communications
Synchronizers
Network synchronizing more than two stations
375357, 370 851, 3701001, H04L 700
Patent
active
054794552
ABSTRACT:
A clock synchronous serial information transfer apparatus, comprises, a control signal circuit 6 which inputs a clock CLKin, and judges that the same level has continued over a predetermined time to output the judging result as two complementary control signals CLKa and CLKb, latch circuits 9a to 16a operated by a control signal which outputs a high level when the clock CLKin inputted to the control signal circuit 6 has kept the high level, and latch circuits 9b to 16b operated by a control signal which outputs the high level when the clock CLKin inputted to the control signal circuit 6 has kept a low level, whereby data is transmitted and received correctly even when noises occur in the clock CLKin.
REFERENCES:
patent: 5058143 (1991-10-01), Messenger
patent: 5256912 (1993-10-01), Rios
Weitek XL-8220 Processor Data Book, Preliminary Data, Mar. 1990.
Motorola User's Manual Integrated Processor MC68332, Oct. 1991.
Chin Stephen
Mitsubishi Denki & Kabushiki Kaisha
Webster Bryan
LandOfFree
Clock synchronous serial information transfer apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock synchronous serial information transfer apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronous serial information transfer apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1374661