Clock synchronizing method over fault-tolerant Ethernet

Details Clock synchronizing method over fault-tolerant Ethernet Clock synchronizing method over fault-tolerant Ethernet

2007-04-03

2007-04-03

Ho, Duc (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S503000, C709S248000

Reexamination Certificate

active

10318677

ABSTRACT:
A device that recognizes the time synchronization packet and substitutes a real-time value from the master internal counter into the proper place in a data packet is placed between an Ethernet Media Access Controller (MAC) and a Physical Interface Transceiver (PHY). A second device monitors the packet passing from the MAC to the PHY and determines when it is a time synchronization packet from the time master. Upon recognition of the proper packet, the second device simultaneously captures the master's time value and captures the value of a local real-time clock. The result of these captures are presented to the local host computer which controls the time base clock that increments the local real-time clock to either speed up or slow down this local clock, thereby synchronizing the local clock to the time master clock. The offset and skew of the local clock to the master clock is reduced to only the network latency plus variability due to network congestion.

REFERENCES:
patent: 5355124 (1994-10-01), Kochem et al.
patent: 5386542 (1995-01-01), Brann et al.
patent: 5495232 (1996-02-01), Kochem et al.
patent: 5953345 (1999-09-01), Findlater et al.
patent: 6108726 (2000-08-01), Runaldue et al.
patent: 6141352 (2000-10-01), Gandy
patent: 6154464 (2000-11-01), Feuerstraeter et al.
patent: 6157955 (2000-12-01), Narad et al.
patent: 6157957 (2000-12-01), Berthaud
patent: 6222852 (2001-04-01), Gandy
patent: 6324586 (2001-11-01), Johnson
patent: 6349391 (2002-02-01), Petivan et al.
patent: 6385208 (2002-05-01), Findlater et al.
patent: 6401117 (2002-06-01), Narah et al.
patent: 7072432 (2006-07-01), Belcea
patent: 2001/0055311 (2001-12-01), Trachewsky
patent: 2002/0006136 (2002-01-01), Mallory et al.
patent: 2002/0012343 (2002-01-01), Holloway
patent: 2002/0026523 (2002-02-01), Mallory et al.
patent: 2002/0027886 (2002-03-01), Fischer et al.
patent: 2002/0041570 (2002-04-01), Ptasinski et al.
patent: 2002/0042836 (2002-04-01), Mallory
patent: 2002/0057713 (2002-05-01), Bagchi et al.
patent: 2002/0057717 (2002-05-01), Mallory
patent: 2002/0078247 (2002-06-01), Lu et al.
patent: 2002/0078249 (2002-06-01), Lu et al.
patent: 2002/0126684 (2002-09-01), Findlater et al.

Affiliated with

Also associated with

Rating

Clock synchronizing method over fault-tolerant Ethernet does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock synchronizing method over fault-tolerant Ethernet, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronizing method over fault-tolerant Ethernet will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3741260