Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2005-08-30
2005-08-30
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S141000, C327S159000, C327S161000
Reexamination Certificate
active
06937076
ABSTRACT:
A clock signal generator providing an output clock signal synchronized with an input clock signal having an input clock frequency including a frequency dependent variable delay line to accommodate a wide range of operating frequencies. A clock signal synchronized with an input clock signal propagated through an input time delay and an output time delay is generated by delaying an input buffered clock signal by a first time delay based on the frequency of the input buffered clock signal, and further delaying the delayed input buffered clock signal by a second time delay to compensate for timing skew introduced by the input time delay, the output time delay and the process of delaying the input buffered clock signal.
REFERENCES:
patent: 4965810 (1990-10-01), Peischl et al.
patent: 5077686 (1991-12-01), Rubinstein
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5574508 (1996-11-01), Diamant
patent: 5614845 (1997-03-01), Masleid
patent: 5675273 (1997-10-01), Masleid
patent: 5757218 (1998-05-01), Blum
patent: 5910740 (1999-06-01), Underwood
patent: 5923715 (1999-07-01), Ono
patent: 5946244 (1999-08-01), Manning
patent: 5955905 (1999-09-01), Idei et al.
patent: 5969552 (1999-10-01), Lee et al.
patent: 6069508 (2000-05-01), Takai
patent: 6087868 (2000-07-01), Millar
patent: 6107891 (2000-08-01), Coy
patent: 6150856 (2000-11-01), Morzano
patent: 6194932 (2001-02-01), Takemae et al.
patent: 6239641 (2001-05-01), Lee
patent: 6240042 (2001-05-01), Li
patent: 6304117 (2001-10-01), Yamazaki et al.
patent: 6310822 (2001-10-01), Shen
patent: 6323705 (2001-11-01), Shieh et al.
patent: 6330197 (2001-12-01), Currin et al.
patent: 6340904 (2002-01-01), Manning
patent: 6373307 (2002-04-01), Takai
patent: 6378079 (2002-04-01), Mullarkey
patent: 6404248 (2002-06-01), Yoneda
patent: 6417715 (2002-07-01), Hamamoto et al.
patent: 6426900 (2002-07-01), Maruyama et al.
patent: 6445231 (2002-09-01), Baker et al.
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6490207 (2002-12-01), Manning
patent: 6509776 (2003-01-01), Kobayashi et al.
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6693472 (2004-02-01), Mikhalev et al.
patent: 6759911 (2004-07-01), Gomm et al.
patent: 2002/0167346 (2002-11-01), Yoon et al.
patent: 2002/0176315 (2002-11-01), Graaff
patent: 2002/0180499 (2002-12-01), Kim et al.
Chae, Jeong-Seok et al., “Wide Range Single-Way-Pumping Synchronous Mirror Delay”, IEEE Electronics Letter Online No. 20000711, Feb. 11, 2000, pp. 939-940.
Jang, Seong-Jin et al., A Compact Ring Delay Line for High Speed Synchronous DRAM, IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1998, pp. 60-61.
Kuge, Shigehiro et al., “A 0.18 μm 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica”, IEEE International Solid-State Circuits Conference, Feb. 2000, pp. 402-403.
Saeki, Takanori et al., “A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay”, IEEE International Solid-State Circuits Conference, Feb. 1996, pp. 374-375.
Takai, Yasuhiro et al., A 250Mb/s/pin 1Gb Double Data Rate SDRAM with a Bi-Directional Delay and an Inter-Bank Shared Redundancy Scheme, 1999.
Shigehiro, K. et al., “A 0.18 -μm 256-Mb DDR-SDRAM with Low-Cost Post-mold Tuning Method for DLL Replica”, IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1680-1689.
Callahan Timothy P.
Dorsey & Whitney LLP
Luu An T.
Micro)n Technology, Inc.
LandOfFree
Clock synchronizing apparatus and method using frequency... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock synchronizing apparatus and method using frequency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronizing apparatus and method using frequency... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3517510