Clock synchronization system

Details Clock synchronization system Clock synchronization system

1976-03-12

1977-05-03

Nusbaum, Mark E.

Communications: electrical

Digital comparator systems

178 691, G06F 1516

Patent

active

040217841

ABSTRACT:
In a fail soft synchronization clock system having a plurality of central processing units and a plurality of input-output units operably connected to one or more remotely located volatile cache memories there is provided a free-running, non-synchronized clock in each central processing unit. The clock outputs are connected to sets of synchronizing clock system logic circuits, one for each central processing unit, which disable the clocks of all other central processing units and selects their own associated clock as the input for producing a plurality of synchronized outputs employed in turn to time the operation of the processing system which is operably connected to the cache memories.

REFERENCES:
patent: 3774157 (1973-11-01), Tsui
patent: 3896418 (1975-07-01), Brown
patent: 3921149 (1975-11-01), Kreiss
patent: 3932843 (1976-01-01), Trelut et al.
patent: 3934232 (1976-01-01), Curley et al.

Affiliated with

Also associated with

Rating

Clock synchronization system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock synchronization system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronization system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-348600