Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-05-01
1999-05-04
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327156, 327142, H03L 706
Patent
active
059007575
ABSTRACT:
A circuit is disclosed which allows an IN-Test to be performed on an integrated circuit (IC) without having to stop the external clock sources by disabling the IC's internal phase-locked loops. Information indicative of the IC's clock mode and of the desired stop mode is contained within the IC's clock control register. In one embodiment, the internal clocks may be stopped in either of three stop modes while operating in one of three clock modes. When it is desired to stop the IC's internal clocks, the clock control register provides a stop instruction signal STOP.sub.-- INSTR to a clock control circuit which, depending upon the particular stop mode and clock mode encoded in signal STOP.sub.-- INSTR by the clock control register, asserts a enabling signal to a disable clock circuit. In response to this active-high enabling signal, the disable clock circuit asserts a zero feedback signal to the internal phase-locked loops of the IC and thereby forces the voltage controlled oscillators within the phase-locked loops to hold internal clocks low. In this manner, the IC internal clocks may be stopped to allow a test vector to be scanned out of the IC during an IN-Test without stopping the external clock source.
REFERENCES:
patent: 5347232 (1994-09-01), Nishimichi
patent: 5414745 (1995-05-01), Lowe
patent: 5473767 (1995-12-01), Kardach et al.
patent: 5481731 (1996-01-01), Conary et al.
Aggarwal Sandeep K.
Levitt Marc E.
Nori Srinivas
Callahan Timothy P.
Gunnison Forrest
Shin Eunja
Sun Microsystems Inc.
LandOfFree
Clock stopping schemes for data buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock stopping schemes for data buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock stopping schemes for data buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1871878