Clock splitter circuit to generate synchronized clock and...

Details Clock splitter circuit to generate synchronized clock and... Clock splitter circuit to generate synchronized clock and...

2000-09-29

2002-05-07

Ton, My-Trang Nu (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S171000

Reexamination Certificate

active

06384658

ABSTRACT:

FIELD
This invention relates to a clock splitter for high speed clocking components, more particularly, an apparatus, method and means for providing matched clock and inverted clock outputs having corresponding rise and fall edge rates, being resistant to load variations, process variations, voltage variations, and temperature variations.
BACKGROUND
In high speed components, a clock and an inverted clock pair having tightly matched edges is commonly utilized. Loaded inverter chains and logic XNOR/XOR gate pairs are two common, yet unsatisfactory, methods of providing such a clock and an inverted clock pair.
FIG. 3
depicts the prior art loaded inverter chain. Two paths of inverters generate a clock and an inverted clock. The inverted clock path uses an odd number of inversions and the clock uses an even number of inversions. Capacitive loads are added to the inverter outputs and the loads are adjusted so that the inverting path matches the total delay of the non-inverting path. The limitation of the loaded inverter chain is sensitivity to process variations. While the two paths can be adjusted to have equal delay for a given process, voltage, and temperature (PVT.) Corner, the path delays will vary significantly at other PVT. Corners because a load delay is adjusted to equal a propagation delay through an inverter. An inverter delay will vary differently than a wire or load delay over different corners.
FIG. 4
a
depicts the prior art XNOR logic circuit. An XOR or XNOR circuit is used for both clock and inverted clock. Both circuit outputs connect to a similar circuit. One XNOR input is connected to high (Vcc) and a second XNOR input of a distinct XNOR gate is connected to low/ground (Vss), making the clock inverted in a first path but not inverted in a second path. The inherent limitation in using an XNOR logic circuit is that the internal circuitry of the XNOR provides a different propagation delay path depending on whether the additional input is Vcc or Vss. This is true for most implementations of XNOR and XOR gates, pass gates or CMOS complementary trees.
A typical NOR tree is unbalanced having input devices A and B, shown in
FIG. 4
, being in series. Complementary series trees as shown in
FIG. 4
b
are used as a remedy effort. Delay differences due to the A input, N-channel device being longer than the B input, N-channel device are compensated in a complementary fashion by the second series stack with the B input, N-channel device on top. The corresponding A and B, P-channel devices are already in parallel. A similar redundancy of a P-channel series stack balances the NOT (A)*NOT(B) side logic The inversion created by devices
1153
and
1154
is not complementary compensated and causes a delay mismatch between the two paths. Attempting to compensate for the inversion has proven to create a more complex and PVT sensitive circuit.


REFERENCES:
patent: 4494021 (1985-01-01), Bell et al.
patent: 5453707 (1995-09-01), Hiratsuka et al.
patent: 5852378 (1998-12-01), Keeth
patent: 5867043 (1999-02-01), Kim
patent: 6198328 (2001-03-01), Heyne et al.
patent: 6222411 (2001-04-01), Chu et al.

Affiliated with

Also associated with

Rating

Clock splitter circuit to generate synchronized clock and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock splitter circuit to generate synchronized clock and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock splitter circuit to generate synchronized clock and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2864199