Clock skew compensation for a jitter buffer

Details Clock skew compensation for a jitter buffer Clock skew compensation for a jitter buffer

2007-08-28

2007-08-28

To, Doris H. (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S516000

Reexamination Certificate

active

10063005

ABSTRACT:
A method and system to minimize the potential of jitter buffer underflow/overflow resulting from a difference in sampling rates of an audio encoder and an audio decoder are disclosed herein. The difference in sampling rates, or clock skew, can be determined from a difference between an actual amount of data stored in a jitter buffer and the desired, or threshold, amount. A subset of packets from a sequence of packets output to the audio decoder can be altered to compensate for the clock skew, whereby the amount of data associated with the subset of packets is decreased when the sampling rate of the encoder is greater than the sampling rate of the decoder, and the amount of data is increased when the sampling rate of the encoder is less than the sampling rate of the decoder. The present invention finds particular advantage in providing audio data via a packet-switched network.

REFERENCES:
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4922438 (1990-05-01), Ballweg
patent: 5652627 (1997-07-01), Allen
patent: 5757871 (1998-05-01), Furukawa et al.
patent: 5790543 (1998-08-01), Cloutier
patent: 5825771 (1998-10-01), Cohen et al.
patent: 5966387 (1999-10-01), Cloutier
patent: 6161160 (2000-12-01), Niu et al.
patent: 6298057 (2001-10-01), Guy et al.
patent: 6327276 (2001-12-01), Robert et al.
patent: 6360271 (2002-03-01), Schuster et al.
patent: 6366959 (2002-04-01), Sidhu et al.
patent: 6922731 (2005-07-01), Morioka et al.
patent: 2001/0012300 (2001-08-01), Raisanen
patent: 2001/0020280 (2001-09-01), Bastin
patent: 2001/0055276 (2001-12-01), Rogers et al.
patent: 2002/0007429 (2002-01-01), Boulandet
patent: 2002/0009054 (2002-01-01), Suzuki et al.
patent: 2002/0026310 (2002-02-01), Mochida et al.
patent: 2002/0075857 (2002-06-01), LeBlanc
patent: 2002/0078225 (2002-06-01), Pines

Affiliated with

Also associated with

Rating

Clock skew compensation for a jitter buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock skew compensation for a jitter buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock skew compensation for a jitter buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3892832