Clock signal supply for fault tolerant data processing

Details Clock signal supply for fault tolerant data processing Clock signal supply for fault tolerant data processing

1997-03-26

1999-01-12

Heckler, Thomas M.

G06F 106

Patent

active

058599967

ABSTRACT:
A clock signal source is described for providing three mutually independent clock signals to three processing sub-systems of a triplicated data processing system. The source comprises a master reference oscillator 10, a slave reference oscillator 12 phase locked to the master oscillator 10 and three mutually independent clock circuits 14a to 14c. Each of the clock phase circuits 14 is phase locked to the output signal of the reference oscillator 10 when it is functioning correctly, or to the slave reference oscillator 12 if a malfunction is detected in the master reference oscillator 10.

REFERENCES:
patent: 4185245 (1980-01-01), Fellinger et al.
patent: 4282493 (1981-08-01), Moreau
patent: 5355090 (1994-10-01), Pajowski et al.
patent: 5371764 (1994-12-01), Gillingham et al.
patent: 5388249 (1995-02-01), Hotta et al.

Affiliated with

Also associated with

Rating

Clock signal supply for fault tolerant data processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal supply for fault tolerant data processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal supply for fault tolerant data processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1524108