Clock signal recovery circuit

Oscillators – Automatic frequency stabilization using a phase or frequency... – With reference oscillator or source

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

331 25, 375110, 375120, H03L 706

Patent

active

044356870

ABSTRACT:
An absolute differentiator receives a self-clocking digital input signal, and its output is applied to a series of delay elements. The outputs of the differentiator and the delay elements are coupled to an OR-gate. The output of the OR-gate is applied to a phase-locked loop to produce a recovered clock signal. The delay elements can be variable with a delay controlled by an output signal from the phase-locked loop, to thereby track a varying center frequency of the digital input signal.

REFERENCES:
patent: 3491202 (1970-01-01), Bailey et al.
patent: 3558824 (1971-01-01), Ogawa et al.
patent: 3654564 (1972-04-01), Tisi et al.
patent: 4010323 (1977-03-01), Peck

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock signal recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal recovery circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-743558

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.