Television – Camera – system and detail – Solid-state image sensor
Reexamination Certificate
2005-04-26
2005-04-26
Garber, Wendy R. (Department: 2612)
Television
Camera, system and detail
Solid-state image sensor
C348S248000, C250S208100
Reexamination Certificate
active
06885401
ABSTRACT:
A frame transfer type solid-state imaging apparatus has a matrix of pixels which store information charges corresponding to a received image. The information charges are moved from the pixels to vertical transfer registers, and then to a horizontal transfer register, prior to being stored. A timing control circuit generates a vertical scan timing signal and a horizontal scan timing signal using a divided clock signal. A horizontal drive circuit generates a horizontal transfer clock using the divided clock signal and the horizontal scan timing signal. The horizontal transfer clock is used to move the information charges from the vertical transfer registers to the horizontal transfer register. A vertical drive circuit generates a vertical transfer clock using a reference clock signal and the vertical scan timing signal. The vertical transfer clock is used to move the information charges from the pixels to the vertical transfer registers. The divided clock signal is generated by dividing the reference clock signal by a predetermined ratio, such that the divided clock signal is longer than the reference clock signal. By generating the vertical transfer clock using the reference clock, and not the longer, divided clock, the resulting image does not have an increase in smear components.
REFERENCES:
patent: 4484224 (1984-11-01), Sato et al.
patent: 4686571 (1987-08-01), Suzuki
patent: 4704633 (1987-11-01), Matsumoto
patent: 4803555 (1989-02-01), Shinbori et al.
patent: 4821105 (1989-04-01), Suga et al.
patent: 5040070 (1991-08-01), Higashitsutsumi et al.
patent: 5489945 (1996-02-01), Kannegundla et al.
patent: 5515103 (1996-05-01), Ito
patent: 5731833 (1998-03-01), Watanabe
patent: 5909246 (1999-06-01), Terashima
patent: 6618085 (2003-09-01), Ishimoto
patent: 6774350 (2004-08-01), Okada
patent: 20010050715 (2001-12-01), Sanpei
Nakai Tomomichi
Nakakuki Toshio
Garber Wendy R.
Sanyo Electric Co,. Ltd.
Sheridan Ross PC
Villecco John
LandOfFree
Clock signal generator for solid-state imaging apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock signal generator for solid-state imaging apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal generator for solid-state imaging apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397427