Oscillators – Combined with particular output coupling network
Reexamination Certificate
2006-11-09
2008-09-30
Chang, Joseph (Department: 2817)
Oscillators
Combined with particular output coupling network
C331S034000
Reexamination Certificate
active
07429898
ABSTRACT:
A clock signal generating circuit is disclosed. The clock signal generating circuit includes: a reference clock signal generating unit for generating a reference clock signal; a plurality of frequency dividing units for carrying out frequency dividing of the reference clock signal and outputting frequency-divided clock signals; a plurality of frequency division ratio storing units for storing frequency division ratios different from each other for the respective frequency dividing units; and a switching unit for switching, synchronously with the reference clock signal, at least one initial frequency division ratio at the frequency dividing units to the frequency division ratios stored in the corresponding frequency division ratio storing units.
REFERENCES:
patent: 6876262 (2005-04-01), Gharpurey et al.
patent: 7230496 (2007-06-01), Irie
patent: 2003/0063184 (2003-04-01), Kim
patent: 2003/0201838 (2003-10-01), Tam et al.
patent: 2005/0264696 (2005-12-01), Ozawa
patent: 2005/0287964 (2005-12-01), Tanaka et al.
patent: 2006/0119446 (2006-06-01), Li
patent: 7-134701 (1995-05-01), None
Akiyama Toshifumi
Funamoto Kenji
Kurase Hiroyuki
Birch, Stewart, Kolasch and Birch LLP
Chang Joseph
Fujifilm Corporation
LandOfFree
Clock signal generating circuit, semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock signal generating circuit, semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal generating circuit, semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3990654