Clock signal circuitry for multi-channel data signaling

Details Clock signal circuitry for multi-channel data signaling Clock signal circuitry for multi-channel data signaling

2006-05-10

2010-10-12

Tan, Vibol (Department: 2819)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S293000, C327S297000, C327S141000, C375S354000, C375S375000, C375S376000, C326S093000, C326S039000, C326S041000

Reexamination Certificate

active

07812659

ABSTRACT:
A programmable logic device (“PLD”) or the like has a plurality of data transmitter channels. Certain circuitry is shared by the channels. The shared circuitry includes at least one phase-locked loop (“PLL”) circuit for producing a primary clock signal, and global frequency divider circuitry for producing at least one global secondary clock signal based on the primary signal. The primary and global secondary signal(s) are distributed to the channels. Each of the channels includes local frequency divider circuitry for producing at least one local secondary clock signal based on the primary signal. Each channel also includes selection circuitry for selecting either the global or local secondary signal(s) for use by clock utilization circuitry of the channel. The clock utilization circuitry may include serializer circuitry for converting data from parallel to serial form.

REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5451892 (1995-09-01), Bailey
patent: 5881271 (1999-03-01), Williams
patent: 6888376 (2005-05-01), Venkata et al.
patent: 7272677 (2007-09-01), Venkata et al.
patent: 7276936 (2007-10-01), Hoang et al.
patent: 7304498 (2007-12-01), Bereza et al.
patent: 7304507 (2007-12-01), Tran et al.
patent: 7581131 (2009-08-01), Prasad et al.
patent: 7590207 (2009-09-01), Shumarayev et al.
patent: 7656187 (2010-02-01), Tran et al.
patent: 2005/0200390 (2005-09-01), Starr et al.
patent: 2007/0030184 (2007-02-01), Nguyen et al.
patent: 2007/0127616 (2007-06-01), Shumarayev et al.
patent: 2008/0189563 (2008-08-01), Itkin

Affiliated with

Also associated with

Rating

Clock signal circuitry for multi-channel data signaling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal circuitry for multi-channel data signaling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal circuitry for multi-channel data signaling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4201190