Horology: time measuring systems or devices – Chronological – With supplemental power source
Reexamination Certificate
1999-04-01
2003-03-11
Gutierrez, Diego (Department: 2859)
Horology: time measuring systems or devices
Chronological
With supplemental power source
C368S010000, C368S066000, C368S203000, C368S204000, C219S492000, C219S506000, C219S719000, C219S720000
Reexamination Certificate
active
06532195
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to digital clocks for appliances (e.g., microwave ovens, ranges, and video cassette recorders) and more particularly, to apparatus and methods for controlling such digital clocks so that upon the occurrence of a short power outage, the clock may continue to operate upon restoration of power without requiring manual resetting.
BACKGROUND OF THE INVENTION
Microwave ovens, ranges, video cassette recorders, and many other appliances include a digital clock which displays the time of day. Power for the clock typically is obtained from the AC power line which supplies power to other appliance components. If the AC power is lost, even for a brief instant, the clock must be manually reset. Although having to reset the clock is not necessarily difficult or time consuming, it can be a nuisance.
It would be desirable to provide an appliance incorporating a digital clock which is tolerant to short power outages so that the clock does not necessarily need to be reset manually after a brief, e.g., 20-30 seconds, power outage. It also would be desirable to provide such a clock which has generally acceptable accuracy and does not add significant costs to the appliance.
SUMMARY OF THE INVENTION
These and other objects may be attained by clock saver apparatus and methods which enable the restoration of clock operations in the event that a power outage is brief and without requiring that an operator reset the clock. In one embodiment, the clock is restored to a time setting equal to the time at which the power outage was detected. For example, if the power outage is detected at 11:08:32 a.m., then the restored time after restoration of power is set at 11:08:32 a.m. In another embodiment, the clock is restored to a time setting equal to the time at which the power outage was detected plus the determined time duration of the power outage. For example, if the power outage is detected at 11:08:32 a.m., and if the power outage duration is 15 seconds, then the restored time after restoration of power is set at 11:08:47 a.m.
In an exemplary embodiment, the apparatus includes a microprocessor, a non-volatile memory coupled to the microprocessor, a user interface (e.g., a keypad and display) coupled to the microprocessor, and a time determining circuit coupled to the microprocessor for measuring an elapsed time from loss of power and restoration of power. The microprocessor includes a first port normally set to high during microprocessor operations. The microprocessor further includes a second port and an on-board analog to digital converter. The second port is coupled to the converter. The microprocessor also includes a power failure detection timer, and the power failure detection timer is reset once per line cycle. As is well known, there are sixty line cycles per second in a 60 Hz AC system.
The power outage time determining circuit includes a capacitor coupled to the first port of the microprocessor for receiving a charge during microprocessor operations. The capacitor also is coupled to the microprocessor second port so that a signal representative of the remaining charge stored in the capacitor is supplied to the second port.
In the above described embodiment, the microprocessor firmware controls operations of the microprocessor to perform the clock saver operations. Specifically, the microprocessor detects a predetermined condition associated with a power outage, and upon detection of the predetermined condition, the microprocessor stores clock data in the non-volatile memory. In the exemplary embodiment, the predetermined condition associated with the power outage is that a predetermined number (e.g., 3 or more) of AC line cycles have elapsed since resetting the power failure detection timer.
Upon restoration of power, the microprocessor determines whether the power outage duration was less than a predetermined time period. Particularly, the microprocessor determines the magnitude of the charge representative signal from the power outage time determining circuit. If the determined signal magnitude is greater than the predetermined value, then the power outage duration was shorter than the predetermined time period. If the determined signal magnitude is equal to or less than the predetermined value, then the power outage duration was longer than the predetermined time period.
If the power outage duration was less than the predetermined time period, the microprocessor restores clock operations using the stored clock data. Specifically, the microprocessor reads the stored clock data from the non-volatile memory and sets the clock using the read data. As explained above and in one embodiment, the clock is restored to a time setting equal to the time at which the power outage was detected. In another embodiment, the clock is restored to a time setting equal to the time at which the power outage was detected plus the determined time duration of the power outage.
The above described clock saver apparatus provides the desirable result that the appliance digital clock is tolerant to short power outages so that the clock does not necessarily need to be reset after a brief, e.g., 20-30 seconds, power outage. Even without adjusting the clock setting for the duration of the power outage, which is contemplated and possible as described above, the clock saver apparatus provides sufficient accuracy for most users and does not add significant costs to the appliance.
REFERENCES:
patent: 4531214 (1965-07-01), Torres et al.
patent: 3937937 (1976-02-01), McVey
patent: 4096560 (1978-06-01), Footh
patent: 4099372 (1978-07-01), Beyers, Jr.
patent: 4323987 (1982-04-01), Holtz et al.
patent: 4412284 (1983-10-01), Kerforme et al.
patent: 4458307 (1984-07-01), McAnils et al.
patent: 4523295 (1985-06-01), Zato
patent: 4602165 (1986-07-01), Rosenberg
patent: 4636949 (1987-01-01), Longabaugh
patent: 4685614 (1987-08-01), Levine
patent: 4819237 (1989-04-01), Hamilton et al.
patent: 4829161 (1989-05-01), Kadwell et al.
patent: 4939652 (1990-07-01), Steiner
patent: 4943762 (1990-07-01), Campbell et al.
patent: 4234920 (1990-11-01), Nees et al.
patent: 5012406 (1991-04-01), Martin
patent: 5285452 (1994-02-01), Wee et al.
patent: 5315533 (1994-05-01), Stich et al.
patent: 5542042 (1996-07-01), Manson
patent: 5825648 (1998-10-01), Karnowski
patent: 6069848 (2000-05-01), McDonald et al.
Osaka, Kenichi, Rice Cooker with Timer Function, JP03234215A, abstract, Oct. 1991.*
Ishikawa, Kazuhiko, Memory Back-up System for Microcomputer, JP62126450A, abstract, Jun. 1987.*
Sakai, Motoo, Electronically Controlled Cooking Apparatus, JP01033425, abstract, Feb. 1989.*
Shibata, Satoru, Controller for Electrical Equipment, JP04310101A, abstract, Nov. 1992.
Armstrong Teasdale LLP
General Electric Company
Goodwin Jeanne-Marguerite
Gutierrez Diego
LandOfFree
Clock saver apparatus and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock saver apparatus and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock saver apparatus and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3021149