Clock routing in multiple channel modules and bus systems...

Details Clock routing in multiple channel modules and bus systems... Clock routing in multiple channel modules and bus systems...

2005-07-26

2011-11-01

Dinh, Tuan T (Department: 2835)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

C361S764000, C361S784000, C361S803000

Reexamination Certificate

active

08050042

ABSTRACT:
The terminating module and method include integrated circuits and a termination circuit which receive clock signals from the integrated circuit. The integrated circuit includes at least one memory integrated circuit mounted on a printed circuit board. An electrical connector is configured to couple the terminating module to a motherboard. Additionally, the termination circuit includes a resistor. In another embodiment, the terminating module provides a printed circuit board, a memory integrated circuit mounted on the circuit board, a terminator circuit which includes a resistor, and an electrical connector. The electrical connector couples the terminating module to a motherboard.

REFERENCES:
patent: 4573120 (1986-02-01), Ichimiya et al.
patent: 4709300 (1987-11-01), Landis
patent: 4743868 (1988-05-01), Katoh et al.
patent: 5010515 (1991-04-01), Torborg, Jr.
patent: 5224023 (1993-06-01), Smith et al.
patent: 5276817 (1994-01-01), Matschke et al.
patent: 5293589 (1994-03-01), Skordou et al.
patent: 5523703 (1996-06-01), Yamamoto et al.
patent: 5598580 (1997-01-01), Detschel et al.
patent: 5625169 (1997-04-01), Tanaka
patent: 5635761 (1997-06-01), Cao et al.
patent: 5680297 (1997-10-01), Price et al.
patent: 5751553 (1998-05-01), Clayton
patent: 5910151 (1999-06-01), Adedokun
patent: 5910885 (1999-06-01), Gulachenski et al.
patent: 5943573 (1999-08-01), Wen
patent: 5981870 (1999-11-01), Barcley et al.
patent: 6003121 (1999-12-01), Wirt
patent: 6005776 (1999-12-01), Holman et al.
patent: 6142830 (2000-11-01), Loeffler
patent: 6172895 (2001-01-01), Brown et al.
patent: 6243272 (2001-06-01), Zeng et al.
patent: 6253332 (2001-06-01), Hassan
patent: 6357018 (2002-03-01), Stuewe et al.
patent: 6392897 (2002-05-01), Nakase et al.
patent: 6404660 (2002-06-01), Gamini et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6530033 (2003-03-01), Raynham et al.
patent: 6765800 (2004-07-01), Haba et al.
patent: 6784526 (2004-08-01), Mezawa
patent: 2004/0066636 (2004-04-01), Kollipara et al.
patent: 2004/0105240 (2004-06-01), Haba et al.
patent: 2007/0254738 (2007-11-01), Sato
patent: 1 947 549 (2008-07-01), None
patent: 2006-158882 (2006-06-01), None
patent: WO 2007/143755 (2007-12-01), None
European Search Report for application No. 09167806.0 dated Nov. 23, 2009.
European Search Report and Written Opinion for application No. 09167806.0 dated Aug. 4, 2010, 8 pages.
European Office Action for application No. 04 814 386.1-2415 dated Nov. 23, 2009, 8 pages.

Affiliated with

Also associated with

Rating

Clock routing in multiple channel modules and bus systems... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock routing in multiple channel modules and bus systems..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock routing in multiple channel modules and bus systems... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4280365