Pulse or digital communications – Synchronizers
Reexamination Certificate
1999-06-15
2003-06-10
Emmanuel, Bayard (Department: 2631)
Pulse or digital communications
Synchronizers
C375S356000
Reexamination Certificate
active
06577690
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This application pertains generally to data communication systems and more specifically to the field of clock recovery in multi-carrier systems.
2. Description of the Background Art
A multi carrier transmission system is one that employs frequency division multiplexed (FDM) sub-carriers for transmission. A comprehensive description of multicarrier systems is given by John A. C. Bingham in “Multicarrier Modulation for Data Transmission: An idea whose time has come”, IEEE Communication Magazine, Vol. 28, No. 5, pp. 5-14, May 1990.
In conventional communication systems a receiver has to perform clock and carrier recovery. However typical multicarrier systems use lookup tables for generating individual carriers through a sample clock. As a result carrier frequencies are dependent on the clock frequency. Therefore independent carrier frequency recovery is not required.
Clock recovery is the problem of synchronizing a receiver's clock to that of the transmitter. The problem of clock recovery is however made complicated by the presence of channel noise, frequency offset, clock drift and phase jitter. Channel noise comprises thermal noise and noise induced due to other similar systems existing in that environment. Frequency offset can arise due to other communication equipment present in the channel. These equipment in modulation and subsequent demodulation may shift the signal spectrum, as described by John A. C. Bingham in “Method and Apparatus for Correcting for Clock and Carrier Frequency Offset and Phase Jitter in Multicarrier Modems”, U.S. Pat. No. 5,228,062, herein incorporated by reference, and issued Jul. 13, 1993. Clock drift is caused by crystal imperfections and temperature variations. Phase jitter is mainly attributed to power line coupling, however phase jitter can also arise from crystal imperfections and other circuit limitations. Any clock recovery circuit has to therefore estimate these parameters and then track them in the presence of frequency offset, clock drift and phase jitter.
In the past many schemes have been suggested for addressing the above problems. Almost all of these techniques are based on the use of phase locked loops (PLLs). These schemes work well in general, however the loop filters need to be designed carefully to provide the required performance. In multicarrier systems the symbol periods are typically large and corresponding PLL delays would also be large, making the tracking problem difficult.
The clock recovery problem in multicarrier systems has been addressed by U.S. Pat. No. 5,228,062 issued Jul. 13, 1993. In this method, a combination of block and serial processing techniques have been proposed for compensating offset and jitter. These schemes use a plurality of pilot tones during an initial training mode for estimation of clock error, frequency offset and phase jitter components. The training mode is followed by a data mode, during which the actual data is encoded into symbols (referred to as data mode symbols here in after) and transmitted through the channel. In data mode, the clock error due to clock drift, frequency offset and phase jitter estimates are updated using data mode symbols. This scheme and its limitations are described below.
The clock error estimation is done by first fitting a straight line to the phase error profile of the received symbols. The straight line fit is typically carried out in a linear least square sense, where the parameters of the straight line are found in such a way that the square of the error between the resulting straight line and the phase error profile is minimum. The slope of the linear fit is then passed through a low pass filter designed using conventional PLL theory to obtain a correction for the clock circuit. This scheme however is limited in performance due to two main reasons:
a) The linear least squares estimation carried out is sub-optimal when the noise in the phase samples is coloured. Noise colouring is relevant in some applications of multicarrier systems, such as those that work in an Asymmetric Digital Subscriber Line (ADSL) environment. In this environment noise resulting from other loops in the same binder is coloured and moreover is a dominant component of the total received noise. Further description of the noise in an ADSL environment can be found in ANSI T1.413-1998, American National Standard for Telecommunications—Network and Customer Installation Interfaces—Asymmetric Digital Subscriber Line (ADSL) Metallic Interface, 1998.
b) The clock recovery and tracking proposed in many conventional systems involve sending a frequency correction to the receiver clock. The correction can be incorporated through a change in the receiver clock or by carrying out interpolation of received samples. Typically a voltage controlled oscillator (VCXO) is controlled through this correction to change the receiver clock. It is customary to provide the VCXO input through a digital to analog converter (DAC) the input to which is the correction value provided as a discrete number. These systems are limited in their ability to provide a continuous range of clock frequencies (since the frequency correction resolution is determined by the smallest non-zero quantity the DAC can output), resulting in a non-zero residual error within the least count of the system. Such an error unless explicitly randomized will manifest as a biased phase error and eventually lead to loss in synchronization and failure. Typical implementations do not address this problem as estimation errors due to system noise and clock jitter provides some degree of randomization.
The measurement of clock error can also be carried out using the scheme proposed by G. Ungerboeck, “Fractional Tap-Spacing Equalizer and Consequences for Clock Recovery in Data Modems”, IEEE Tr. Communications, COM-24, No. 8, pp. 856-864, August, 1976. This scheme uses a measure of the drift in the taps of a time domain equalizer to get an estimate of the frequency correction. It is particularly suited for communication receivers that utilize adaptive equalizers. However these schemes cannot be directly applied to high data rate multicarrier systems, as the updation of time domain equalizer taps is computationally expensive.
This invention proposes a novel scheme for clock synchronization in multicarrier systems which addresses the limitations described above, including the effect of channel noise and clock drift on the synchronization problem. The effect of frequency offset and phase jitter is not explored in this invention. However those skilled in the art can combine conventional frequency offset and phase jitter solutions with the novel scheme proposed in this invention for a complete clock recovery.
The proposed scheme also provides two additional features. The first is an optimal method for determining the acquisition time, which is used for reducing the training time. The second is a procedure for optimal tracking of non-stationarity arising out of clock drift.
SUMMARY OF THE INVENTION
In accordance with the present invention, an optimal estimate of clock frequency error between the transmitter and receiver using a pilot signal and the statistics of the noise process is computed during a training mode. In a preferred embodiment, the estimate is such that the residual clock error is below the least count (the smallest frequency correction that can be imparted) of the VCXO that controls the receiver sample clock. The present invention also provides for optimal estimates for systems in which colored noise is introduced, for example, in an ADSL environment. Further, a tracking technique based on a measure of drift in taps of frequency domain equalizers of different sub-carriers is disclosed. This tracking ensures that the residual mean square error is within a predefined bound. Finally, the least count effects in digitally controlled oscillators (DAC controlled VCXOs and Numerically Controlled Oscillators (NCXO)) are addressed by a dithering mechanism. The dithering mechanism preferably involves impar
Arvind Mandayam T.
Barman Kaushik
Emmanuel Bayard
Silicon Automation Systems Limited
Welsh & Katz Ltd.
LandOfFree
Clock recovery in multi-carrier transmission systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery in multi-carrier transmission systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery in multi-carrier transmission systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3142074