Clock recovery circuit for digital demodulator

Pulse or digital communications – Repeaters – Testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375120, 375 39, 329307, 329325, H04L 2706

Patent

active

049598449

ABSTRACT:
A digital demodulator (10) operates by multiplying an input signal with first and second orthogonal demodulation reference signals (Loa, LOb) to generate respective product signals, which are then integrated to generate first and second integrated values (a, b) indicative of digital data encoded in the input signal. These integrated values (a, b) are digitized to generate first and second digital values (a, b). A first error signal a-a) indicative of the difference between the first integrated value (a) and the first digital value (a) is generated, and the first error signal (a-a) is combined with the second digital value (b) to generate a first feedback signal. This first feedback signal is utilized to generate a control signal (ab-ba) indicative of phase difference between the input signal and the demodulation reference signals (LOa, LOb).

REFERENCES:
patent: 4344176 (1982-08-01), Qureshi
patent: 4458356 (1984-07-01), Toy
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 4625180 (1986-11-01), Kamakura et al.
patent: 4649551 (1987-03-01), Sander et al.
patent: 4667170 (1987-05-01), Lofgren et al.
patent: 4677395 (1987-06-01), Baker
patent: 4687999 (1987-08-01), Desperben et al.
patent: 4689581 (1987-08-01), Talbot
patent: 4712077 (1987-12-01), Ansell et al.
patent: 4809306 (1989-02-01), Somer
patent: 4862104 (1989-08-01), Muratani et al.
patent: 4879728 (1989-11-01), Tarallo
Universal Carrier Recovery Loop for QASK and PSK Signal Sets, IEEE Tran. in Comm., vol. com 31, No. 1, Jan. 1983, pp. 130-136.
"Carrier Synchronization and Detection of QASK Signal Sets", by Simon and Smith, IEEE Trans. on Comm., vol. 22, 2/1974, pp. 98-106.
"Offset Quadrature Communications with Decision-Feedback Carrier Synchronization", by Simon and Smith, IEEE Trans. on Comm., vol. 22, 10/1974, pp. 1574-1584.
"A Bandwidth Compressive Modulation System Using Multi-Amplitude Minimum Shift Keying (MAMSK)", by Weber et al., IEEE Trans. on Comm., vol. 26, 5/1978, pp. 543-551.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock recovery circuit for digital demodulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock recovery circuit for digital demodulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery circuit for digital demodulator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-333570

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.