Clock recovery and hold circuit for digital TDM mobile radio

Pulse or digital communications – Spread spectrum – Direct sequence

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375120, H04L 700

Patent

active

049531859

ABSTRACT:
A clock recovery circuit for a digital TDM mobile radio transceiver is disclosed. In the "acquisition mode", a first phase-locked loop is configured to acquire synchronization with the input data signal, and a second phase-locked loop is coupled to the first PLL's output signal, thereby providing the recovered clock signal. The controller monitors the transmit control line and the received signal strength so as to switch the clock recovery circuit into a second configuration during a TDM transmit burst or a received signal fade. In this "hold mode", the second PLL is configured to free-run within a specified tolerance, while the first PLL is coupled to the second PLL's output signal. The controller maintains this "hold" configuration until the received signal is again present, and until the first PLL again acquires synchronization to the input data signal. In this manner, the controller prevents the recovered clock signal from losing bit synchronization or phase synchronization during transmit bursts, during the transmit-to-receive synthesizer out-of-lock period, or during Rayleigh fades. The present invention is particularly adapted for use in a TDM system utilizing 0.2 GMSK modulation, wherein there is less apparent clock signal available for clock recovery.

REFERENCES:
patent: 3729688 (1973-04-01), Cerny, Jr. et al.
patent: 3983498 (1976-09-01), Malek
patent: 4166979 (1979-09-01), Waggener
patent: 4310804 (1982-01-01), Ryon
patent: 4400817 (1983-08-01), Sumner
patent: 4450573 (1984-05-01), Noble
patent: 4513429 (1985-04-01), Roeder
patent: 4546394 (1985-10-01), Yamamoto
patent: 4574243 (1986-03-01), Levine
patent: 4592076 (1986-05-01), El-Banna
patent: 4595927 (1986-06-01), Menick
patent: 4596046 (1986-06-01), Richardson et al.
patent: 4613979 (1986-09-01), Kent
patent: 4663769 (1987-05-01), Krinock
patent: 4667333 (1987-05-01), Butcher
patent: 4733404 (1988-03-01), Ostoich
patent: 4742514 (1988-05-01), Goode et al.
patent: 4774708 (1988-09-01), Hotta
patent: 4796278 (1989-01-01), Naka
Gardner, F. M., Phaselock Techniques, 2nd Edition, (New York: John Wiley & Sons, 1979), pp. 131-134.
Lindsey, W. C., and Simon, M. K., Telecommunication Systems Engineering, (New Jersey: Prentice-Hall, Inc. 1973), pp. 56-62.
Motorola MC14046B phase-locked loop CMOS/NMOS data sheet, pp. 6-13 to 6-17.
Simon, M. K. and Wang, C. C., "Bit Synchronization of Differentially Detected MSK and GMSK" IEEE International Conference on Communications, vol. 2, (Jun. 23-26, 1985), pp. 583-590.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock recovery and hold circuit for digital TDM mobile radio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock recovery and hold circuit for digital TDM mobile radio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery and hold circuit for digital TDM mobile radio will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1595307

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.