Pulse or digital communications – Synchronizers
Reexamination Certificate
2006-07-19
2010-02-09
Torres, Juan A (Department: 2611)
Pulse or digital communications
Synchronizers
C375S376000
Reexamination Certificate
active
07660376
ABSTRACT:
A clock recovering circuit for generating an output clock locked to an analog input signal includes: a phase detection unit for receiving the analog input signal and the feedback clock for generating a phase error signal according to the analog input signal and the feedback clock; a loop filter coupled to the phase detector for filtering the phase error signal and generating a control signal; a numerically controlled oscillator (NCO) coupled to the loop filter for generating a first clock and an index signal according to the control signal; a delay locked loop (DLL) coupled to the NCO for receiving the first clock and generating a plurality of second clocks; and a multiplexer coupled to the NCO and the DLL for selecting one of the second clocks as the output clock according to the index signal.
REFERENCES:
patent: 5384552 (1995-01-01), Iwasaki
patent: 5406427 (1995-04-01), Shimoda
patent: 5699392 (1997-12-01), Dokic
patent: 5977805 (1999-11-01), Vergnes
patent: 6275547 (2001-08-01), Saeki
patent: 6424185 (2002-07-01), Wolf
patent: 6765424 (2004-07-01), Zampetti et al.
patent: 6959064 (2005-10-01), Spijker
patent: 7010077 (2006-03-01), Dunlop
patent: 7269240 (2007-09-01), Hsu et al.
patent: 7421054 (2008-09-01), Sumiyoshi
patent: 2004/0202235 (2004-10-01), Kohli et al.
patent: 1092577 (1994-09-01), None
patent: 1301100 (2001-06-01), None
patent: 437154 (2001-05-01), None
patent: 532017 (2003-05-01), None
Hsu Winston
MediaTek Inc.
Torres Juan A
LandOfFree
Clock recovering circuit utilizing a delay locked loop for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovering circuit utilizing a delay locked loop for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovering circuit utilizing a delay locked loop for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4213177