Clock pulse and data regenerator for different data rates

Details Clock pulse and data regenerator for different data rates Clock pulse and data regenerator for different data rates

2002-04-29

2003-11-18

Choe, Henry (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural a.f.s. for a single oscillator

C331S017000, C327S156000

Reexamination Certificate

active

06650186

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a clock and data regenerator for different data rates having a phase and frequency control device.
Phase locked loops are used in order to recover the clock signal from a received binary signal, and to obtain a regenerated data signal using this clock signal.
In a clock regeneration device, the control loop is chosen to have a narrow bandwidth so that the frequency and phase remain constant even in the event of a long sequence of zeros or ones. However, a stable phase locked loop has a very narrow catchment range. Thus, the clock recovery operates only in a very narrow frequency range (i.e., essentially only one quite specific bit rate).
A phase locked loop (PLL) which has a phase discriminator and a frequency discriminator is described in “Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery” by David G. Messerschmitt, IEEE Transaction Communication, Vol. COM-27, pp. 1288-1295, September 1979. The frequency discriminator is first used to set the oscillator frequency approximately, and the phase angled between the clock signal that is produced and the data signal is then kept constant via the phase locked loop. In practice, these phase locked loops have a catchment range of approximately±30% of the data signal frequency (bit rate).
If the clock regeneration is intended to be used for different data rates, then the catchment range of the PLL is frequently inadequate.
An apparatus for obtaining a clock signal from a data signal using a bit rate identification device for the received data signal is described in Laid-Open Specification DE 197 04 299 A1. The bit rate identification device is supplied with various reference signals, which allow the flank densities of the received data signal and of the reference signals to be compared. The result of this comparison is used to set a frequency divider in the feedback path such that the phase control becomes successfully effective. This apparatus is particularly suitable for a small number of bit rates, which are known at the receiving end.
SUMMARY OF THE INVENTION
An object of the present invention is, therefore, to provide a clock and data regenerator which reliably processes different bit rates of the data signal without any gaps. The clock and data regenerator is intended to be developed such that differently coded data signals can also be processed.
One advantage of the present invention is the universal applicability of the regenerator by virtue of its wide operating range. Generally, there is no need for a reference clock, but such a clock can be used in order to allow the frequency divider to be pre-set.
Another advantage is achieved by a further frequency discriminator, which sets a frequency divider arranged in the feedback loop of the control loop and adjusts a comparison frequency, which is obtained from the oscillator frequency, to such an extent that it enters the catchment range of the first frequency discriminator.
In an embodiment, the frequency divider is adjusted in steps while, in alternative embodiments which operate at higher speeds, the divider can be pre-set directly on the basis of the measurement results from the further frequency discriminator. The two frequency discriminators can, of course, be combined in the circuitry.


REFERENCES:
patent: 5015970 (1991-05-01), Williams et al.
patent: 5216387 (1993-06-01), Telewski et al.
patent: 5512860 (1996-04-01), Huscroft et al.
patent: 5577086 (1996-11-01), Fujimoto et al.
patent: 6337589 (2002-01-01), Ooishi
patent: 6545546 (2003-04-01), Takeshita et al.
patent: 196 25 998 (1998-01-01), None
patent: 197 04 299 (1998-08-01), None
patent: 0 821 489 (1998-01-01), None
patent: 0 844 738 (1998-05-01), None
patent: WO98/38744 (1998-09-01), None
Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery, David G. Messerschmitt, pp. 107-114,9-79.

Affiliated with

Also associated with

Rating

Clock pulse and data regenerator for different data rates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock pulse and data regenerator for different data rates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock pulse and data regenerator for different data rates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3183217