Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – Having selection between plural continuous waveforms
Reexamination Certificate
2000-05-02
2002-08-06
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
Having selection between plural continuous waveforms
C327S409000
Reexamination Certificate
active
06429698
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a clock routing circuit for routing two different clock signals in a glitch-less manner.
BACKGROUND OF THE INVENTION
The timing of events is key to proper processing within integrated circuits, such as user-defined logic devices. Accordingly, a single clock is typically used as a reference to determine the timing of events. Each process may be clocked from a single distributed clock signal, providing highly synchronized processing.
However, not all processes are active at all times. Therefore, some processes do not require a continuous clock signal. Continuously providing the primary clock signal to a process that does not require such adds unnecessarily to the power consumption of the chip. A significant cause of power consumption within a user-defined logic device is the power required to distribute the primary clock signal throughout the chip.
To lessen this power consumption, some users of user-defined logic devices utilize a portion of the resources of the logic device to route a secondary clock signal in place of the primary clock signal, wherein the secondary clock signal has a frequency much less than the frequency of the primary clock signal. Routing the secondary clock signal enables the user-defined logic device to enter a low power “sleep” state. Because the power consumed when providing a low frequency clock signal to a process is less than the power consumed when providing a high frequency clock signal to the process, the power consumption of the chip is reduced. To further reduce power consumption, some user-defined logic devices are capable of gating, or preventing the routing of, the primary clock signal. One such clock gating circuit is described by Alfke et al. in commonly owned, co-pending U.S. patent application Ser. No. 09/336,357, filed Jun. 18, 1999.
In addition, some integrated circuit chips must be capable. of operating in response to two separate clock signals. For example, integrated circuits that operate in accordance with the proposed PCI-X bus interface standard must be able to operate in response to both a 133 MHz clock signal and a 66 MHz clbck signal. That is, a PCI-X bus interface will typically operate in response to a 133 MHz clock signal, but must be backward compatible to operate in response to a 66 MHz clock signal.
A 2-to-1 multiplexer can be used to selectively route one of a primary clock signal and a secondary clock signal (or no clock signal). In this structure, the input terminals of the 2-to-1 multiplexer are coupled to receive the primary and secondary clock signals, and the output terminal of the multiplexer provides the selected clock signal. However, switching from one clock signal to the other can yield undesirable effects including glitches and runt pulses in the routed clock signal. In the present disclosure, a glitch or runt pulse is defined as a pulse having a width that is less than the width of the smaller of the primary or secondary clock signal.
It would therefore be desirable to have a clock routing circuit that eliminates undesirable clock signal disturbances, such as glitches and runt pulses.
SUMMARY
Accordingly, the present invention provides a clock routing circuit that is coupled to receive a primary clock signal, a secondary clock signal, and a select signal. When the select signal is in a first state, the clock routing circuit passes the primary clock signal as an output clock signal. When the select signal transitions to a second state, the clock routing circuit waits for the primary clock signal to transition in a predetermined direction (i.e., rising edge or falling edge). Upon detecting the transition of the primary clock signal, the clock routing circuit holds the state of the output clock signal. The clock routing circuit then waits for the secondary clock signal to transition in the predetermined direction. Upon detecting the transition of the secondary clock signal, the clock routing circuit passes the secondary clock signal as the output clock signal. By sequencing the transition between the primary clock signal and the secondary clock signal in this manner, clock signal disturbances are eliminated.
In one embodiment of the present invention, the primary and secondary clock signals are asynchronous. In another embodiment, the secondary clock signal can be replaced with a signal having a constant value. In yet another embodiment of the present invention, the predetermined direction can be selected by the user of the clock routing circuit. By selecting the predetermined direction to correspond with a rising edge, the output clock signal will have a logic high value when in transition. Conversely, by selecting the predetermined direction to correspond with a falling edge, the output clock signal will have a logic low value when in transition.
In one embodiment, the clock routing circuit includes a first flip-flop that is clocked by the primary clock signal and a second flip-flop that is clocked by the secondary clock signal. A first logic gate has a first input terminal coupled to a data output terminal of the second flip-flop, a second input terminal coupled to receive a select signal, and an output terminal coupled to a data input terminal of the first flip-flop. A second logic gate has a first input terminal coupled to a data output terminal of the first flip-flop, a second input terminal coupled to receive the inverse of the select signal, and an output terminal coupled to a data input terminal of the first flip-flop. A first switch is configured to selectively route the primary clock signal to an output node as an output clock signal in response to the data output signal provided by the first flip-flop. Similarly, a second switch is configured to selectively route the secondary clock signal to the output node as the output clock signal in response to the data output signal provided by the second flip-flop. A keeper circuit is coupled to the output node, thereby enabling the voltage on the output node to be maintained when neither the first nor second switch are turned on.
In one embodiment, the clock routing circuit further includes a first multiplexer having input terminals coupled to receive the primary clock signal and the inverse of the primary clock signal, and an output terminal coupled to the clock input terminal of the first flip-flop. In this embodiment, the clock routing circuit can further include a second multiplexer having input terminals coupled to receive the secondary clock signal and the inverse of the secondary clock signal, and an output.terminal coupled to the clock input terminal of the second flip-flop.
The present invention will be more fully understood in view of the following description and drawings.
REFERENCES:
patent: 5517638 (1996-05-01), Szczepanek
patent: 402290322 (1990-11-01), None
Peter H. Alfke, “Trouble-Free Switching Between Clocks”, published First Quarter 1997 in Xilinx Publication XCell, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Hoffman, Esq. E. Eric
Le Dinh T.
Xilinx , Inc.
Young Edel M.
LandOfFree
Clock multiplexer circuit with glitchless switching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock multiplexer circuit with glitchless switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock multiplexer circuit with glitchless switching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2906480