Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2011-02-08
2011-02-08
Le, Vu A (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233110
Reexamination Certificate
active
07885140
ABSTRACT:
A clock mode configuration circuit for a memory device is described. A memory system includes any number of memory devices serially connected to each other, where each memory device receives a clock signal. The clock signal can be provided either in parallel to all the memory devices or serially from memory device to memory device through a common clock input. The clock mode configuration circuit in each memory device is set to a parallel mode for receiving the parallel clock signal, and to a serial mode for receiving a source synchronous clock signal from a prior memory device. Depending on the set operating mode, the data input circuits will be configured for the corresponding data signal format, and the corresponding clock input circuits will be either enabled or disabled. The parallel mode and the serial mode is set by sensing a voltage level of a reference voltage provided to each memory device.
REFERENCES:
patent: 5204669 (1993-04-01), Dorfe et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5666322 (1997-09-01), Conkle
patent: 5729683 (1998-03-01), Le et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5802399 (1998-09-01), Yumoto et al.
patent: 5859809 (1999-01-01), Kim
patent: 5982309 (1999-11-01), Xi et al.
patent: 6002638 (1999-12-01), John
patent: 6026465 (2000-02-01), Mills et al.
patent: 6088254 (2000-07-01), Kermani
patent: 6212591 (2001-04-01), Kaplinsky
patent: 6438060 (2002-08-01), Li et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6567904 (2003-05-01), Khandekar et al.
patent: 6668292 (2003-12-01), Meyer et al.
patent: 6732224 (2004-05-01), Hashimoto et al.
patent: 6937680 (2005-08-01), Fong et al.
patent: 7031221 (2006-04-01), Mooney et al.
patent: 7130958 (2006-10-01), Chou et al.
patent: 7139308 (2006-11-01), Doblar et al.
patent: 2003/0009713 (2003-01-01), Endou
patent: 2004/0186956 (2004-09-01), Perego et al.
patent: 2005/0146980 (2005-07-01), Mooney et al.
patent: 2006/0067123 (2006-03-01), Jigour et al.
patent: 2006/0268624 (2006-11-01), Jang
patent: 2006/0268642 (2006-11-01), Chen et al.
patent: 2007/0076479 (2007-04-01), Kim et al.
patent: 2007/0076502 (2007-04-01), Pyeon et al.
patent: 2007/0109833 (2007-05-01), Pyeon et al.
patent: 2007/0233903 (2007-10-01), Pyeon
patent: 2007/0233917 (2007-10-01), Pyeon et al.
patent: 2007/0234071 (2007-10-01), Pyeon
patent: 2008/0016269 (2008-01-01), Chow et al.
patent: 2008/0049505 (2008-02-01), Kim et al.
patent: 2008/0140899 (2008-06-01), Oh et al.
patent: 2008/0155179 (2008-06-01), Pyeon et al.
patent: 2008/0181214 (2008-07-01), Pyeon et al.
patent: 2008/0192649 (2008-08-01), Pyeon et al.
Hara, T. et al., “A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology”, ISSCC Session 2 Non-Volatile Memory 2.1, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 44, 45 and 584.
Byeon, D. et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC Session 2 Non-Volatile Memory 2.2, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 46 and 47.
Tanzawa, T. et al., “Circuit Techniques for a 1.8-V-Only NAND Flash Memory”, IEEE Journal of Solid-State Circuits, vol. 37, No. 1, Jan. 2002, pp. 84-89.
Imamiya, K. et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Lee, J. et al., “High-Performance 1-Gb NAND Flash Memory with 9.12-•m Technology”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1502-1509.
Cho, T. et al., “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
Hara, T. et al., “A 146-mmimg id="CUSTOM-CHARACTER-00001" he="2.79mm" wi="2.46mm" file="US07885140-20110208-P00001.TIF" alt="custom character" img-content="character" img-format="tif" ?2 8-Gb Multi-Level NAND Flash Memory With 70nm CMOS Technology”, IEEE Journal of Solid State Circuits, Jan. 2006, vol. 41, No. 1, pp. 161-169.
Lee, S. et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”, ISSCC 2004/Session 2Non-Volatile Memory/2.7, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004,Digest of Technical Papers, vol. 1, XP010722148, ISBN: 0-7803-8267-6.
Takeuchi, K. et al, “A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput”, Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers, Session 7, Feb. 6-9, 2006, pp. 507-516, ISBN: 1-4244-0079-1.
Samsung Electronics Co. Ltd, “256M×8 Bit / 128 M×16 Bit / 512M×8 Bit NAND Flash Memory”, K9K4G08U1M, May 6, 2005, pp. 1-41.
Samsung Electronics Co. Ltd, “1G×8 Bit / 2G×8 Bit NAND Flash Memory”, K9F8G08UXM, May 31, 2007, pp. 1-54.
Samsung Electronics Co. Ltd, “512M×8 Bit / 1G×8 Bit NAND Flash Memory”, K9XXG08UXA, May 7, 2006, pp. 1-43.
Samsung Electronics Co. Ltd, “1G×8 Bit / 2G×8 Bit / 4G×8 Bit NAND Flash Memory”, K9XXG08UXA, Jul. 18, 2006, pp. 1-50.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Samsung Electronics Co. Ltd, “2G×8 Bit NAND Flash Memory”, K9GAG08U0M, Apr. 12, 2006, pp. 1-48.
Toshiba, “16 GBIT (2G×8 Bit) CMOS NAND E2PROM (Multi-Level-Cell)”, TC58NVG4D1DTG00, Nov. 9, 2006.
Toshiba, “2GBIT (256M×8 Bits) CMOS NAND E2PROM”, TH58NVG1S3AFT05, May 19, 2003, pp. 1-32.
“IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)”, IEEE Std. 1596.4-1996, The Institute of Electrical Electronics Engineers, Inc., pp. i-91, (Mar. 1996).
Diamond, S.L., “SyncLink: High: High-speed DRAM for the Future”, Micro Standards, IEEE Micro, pp. 74-75, Dec. 1996.
Atmel, “8-megabit 2.5-volt Only or 2.7-volt Only DataFlash®,” Technical Specification, Atmel, Rev. 2225H-DFLSH (2004).
“The I2C-Bus Specification,” Version 2.1, Philips Semiconductors, Jan. 2000, 46 pages.
“16 Mbit SPI Serial Flash,” Preliminary Specification, Silicon Storage Technology Inc., (2005), 28 pages.
“HyperTransport TM I/O Link Specification”, Revision 3.00a, Document No. HTC20051222-0046-0017, 2001-2006, Hypertransport Technology Consortium, Nov. 22, 2006, pp. 1-443.
Integrated Device Technology, Inc., “2.5V Differential 1:5 Clock Buffer Terabuffer™”, IDT5T915, Feb. 2003, pp. 1-19.
International Search Report dated Jun. 6, 2008 from International Application PCT/CA2008/000292.
Allan Graham
Gillingham Peter B.
Borden Ladner Gervais LLP
Hung Shin
Le Vu A
Mosaid Technologies Incorporated
LandOfFree
Clock mode determination in a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock mode determination in a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock mode determination in a memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2626650